Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2000-11-22
2002-12-10
Elms, Richard (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S063000, C365S230050
Reexamination Certificate
active
06493283
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to memory circuits generally and, more particularly, to an architecture, method and/or circuit for implementing a low power memory.
BACKGROUND OF THE INVENTION
Conventional memory architectures includes features that waste DC and AC current consumption by one or more of the following (i) passive (no gain) static loads, (ii) large sub-wordlines, (iii) sub-wordline circuits not included in the memory array, (iv) row, column and block array partitions not included in the memory array, (v) double ended buses (address path, local and global data output path, data input path), (vi) equalization circuitry placed at one end of the memory array, (vii) address predecoders, and/or (viii) replaced defective blocks still connected to the source current.
SUMMARY OF THE INVENTION
The present invention concerns a circuit comprising a plurality of groups of memory cells and a control circuit. The plurality of groups of memory cells may each (i) have a first and a second bitline and (ii) configured to read and write data to one or more of the plurality of groups of memory cells. The control circuit may be configured to select an active group of the plurality of groups in response to one or more control signals. The control circuit may be implemented within the groups of memory cells.
The objects, features and advantages of the present invention include providing a memory that may (i) reduce and/or eliminate DC current consumption, (ii) minimize rail-to-rail switching capacitance, (iii) reduce the amount of rail-to-rail switching, and/or (iv) reduce AC current consumption,
REFERENCES:
patent: 4982372 (1991-01-01), Matsuo
patent: 4985639 (1991-01-01), Renfrow et al.
patent: 5036491 (1991-07-01), Yamaguchi
patent: 5060200 (1991-10-01), Miura et al.
patent: 5119334 (1992-06-01), Fujii
patent: 5126973 (1992-06-01), Gallia et al.
patent: 5264745 (1993-11-01), Woo
patent: 5270975 (1993-12-01), McAdams
patent: 5379257 (1995-01-01), Matsumura et al.
patent: 5389828 (1995-02-01), Tago
patent: 5438550 (1995-08-01), Kim
patent: 5555529 (1996-09-01), Hose, Jr. et al.
patent: 5600274 (1997-02-01), Houston
patent: 5691933 (1997-11-01), Takenaka
patent: 5696463 (1997-12-01), Kwon
patent: 5828614 (1998-10-01), Gradinariu
patent: 5841687 (1998-11-01), Rees
patent: 5872464 (1999-02-01), Gradinarui
patent: 5886937 (1999-03-01), Jang
patent: 5968190 (1999-10-01), Knaack
patent: 6118727 (2000-09-01), Allan et al.
patent: 6163495 (2000-12-01), Ford et al.
Iulian C. Gradinariu for “Output Data Path Scheme in a Memory Device”, Ser. No. 09/200,219, filed Nov. 25, 1998.
Iulian C. Gradinariu et al., for Scheme for Reducing Current in an Input Buffer, Ser. No. 09/222,578, filed Dec. 28, 1998.
Practical Digital Design Using ICs, 3rd Edition, by Joseph D. Greenfield, 1994, pp. 416-433.
Memory 1996, by Jim Griffin, Brian Matas and Christian de Subercasux, 1996, pp. 7-1 to 10-10.
Session 16:Dynamic RAMs, FAM 16.6: A 45ns 16Mb DRAM with Triple-Well Structure, By Fujii et al., IEEE International Solid-State Circuits Conference, 1989, pp. 248-249.
FA 13.5: A 15ns 16Mb CMOS SRAM with Reduced Voltage Amplitude Data Bus, By Matsumiya et al., IEEE International Solid-State Circuits Conference, 1992, pp. 214-216.
Ford Keith A.
Georgescu Bogdan I.
Gradinariu Iulian C.
Mulholland Sean B.
Rose Danny L.
Christopher P. Maiorana P.C.
Cypress Semiconductor Corp.
Hguyen Hien
LandOfFree
Architecture, method (s) and circuitry for low power memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architecture, method (s) and circuitry for low power memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture, method (s) and circuitry for low power memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2955149