Architecture for compact multi-ported register file

Details Architecture for compact multi-ported register file Architecture for compact multi-ported register file

2004-10-05

2009-02-10

Portka, Gary J (Department: 2188)

Electrical computers and digital processing systems: memory

Storage accessing and control

Access timing

C711S149000, C345S534000, C345S559000

Reexamination Certificate

active

07490208

ABSTRACT:
Architecture for compact multi-ported register file is disclosed. In an embodiment, a register file comprises a single-port random access memory (RAM). The single-port RAM comprises a single port for read operations and for write operations. Either a single read or a single write operation is performed for a given clock via the single port. Moreover, the single-port RAM serially performs N read operations and M write operations associated with a data group using a clock phase of (N+M) clock phases generated from a clock. In another embodiment, a semiconductor device includes the architecture for compact multi-ported register file. The semiconductor device comprises a plurality of register files. Each register file comprises a RAM comprising a port for read operations and for write operations. Moreover, each RAM serially performs N read operations and M write operations associated with one of a plurality of data groups using a corresponding clock phase of (N+M) clock phases generated from a clock. Further, the semiconductor device comprises an input staging unit for staging write data of one or more of the write operations. Continuing, the semiconductor device comprises an output staging unit for staging read data of one or more of the read operations. The semiconductor device can be a graphics processing unit (GPU).

REFERENCES:
patent: 5414567 (1995-05-01), Amada et al.
patent: 7006404 (2006-02-01), Manapat et al.
patent: 7106655 (2006-09-01), Lee
patent: 7187617 (2007-03-01), Lin et al.
patent: 2005/0180254 (2005-08-01), Tobescu et al.

Affiliated with

Also associated with

Rating

Architecture for compact multi-ported register file does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for compact multi-ported register file, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for compact multi-ported register file will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4088407