Architecture for an output buffered switch with input groups

Details Architecture for an output buffered switch with input groups Architecture for an output buffered switch with input groups

2011-08-23

2011-08-23

Cleary, Thomas J (Department: 2111)

Electrical computers and digital data processing systems: input/

Intrasystem connection

Bus interface architecture

C710S052000, C710S310000, C710S317000

Reexamination Certificate

active

08006025

ABSTRACT:
Embodiments of the present invention provide a system that transfers data between the components in the computer system through a switch. In these embodiments, the switch includes multiple switch chips which are coupled together and are configured to collectively function as a switch. During operation, each switch chip, receives cells from the subset of the set of inputs and selectively transfers each of the cells to at least one output of the subset of the set of outputs coupled to the switch chip or of the subset of the set of outputs coupled to the other switch chips.

REFERENCES:
patent: 4807183 (1989-02-01), Kung
patent: 6496889 (2002-12-01), Perino
patent: 6557070 (2003-04-01), Noel, Jr.
patent: 6697420 (2004-02-01), Simon
patent: 7490189 (2009-02-01), Eberle
patent: 2005/0099945 (2005-05-01), Abel
patent: 2008/0107021 (2008-05-01), Olesinski
Mora et al., “Towards an Efficient Switch Architecture for High-Radix Switches”, ANCS Dec. 3-5, 2006, San Jose, CA, ACM.
Oki, Eiji et al., “A Pipeline-Based Approach for Maximal-Sized Matching Scheduling in Input-Buffered Switches”, ICEE communications letters, vol. 5, No. 6, Jun. 2001, pp. 263-265.
Anderson, Thomas E., “High Speed Switch Scheduling for Local Area Networks”, Digital Equipment Corporation Systems Research Center, 130 Lytton Avenue, Palo Alto, CA 94301, pp. 1-13, dated 1993.
Keslassy, Isaac et al., “Scaling Internet Routers Using Optics”, Stanford HPNG Technical Report, pp. 1-16, dated 2003.
McKeown, Nick et al., “The iSlip Scheduling Algorithm for Input-Queued Switches”, IEEE/ACM transactions on networking, vol. 7, No. 2, Apr. 1999, pp. 188 to 201.
Katevenis, Manolis et al., “Variable Packet Size Buffered Crossbar (CICQ) Switches”, IEEE Int. Conference on Communications (ICC 2004) Paris, France, Jun. 20-24, 2004, pp. 1-7.
Tamir, Yuval et al., “Symmetric Crossbar Arbiters for VLSI Communication Switches”, IEEE Transactions on Parallel and Distributed Systems, vol. 4, No. 1, 1993, pp. 13-27.
Drost, Robert J. et al., “Proximity Communication”, IEEE Journal of Solid-State Circuits, vol. 39, No. 9, Sep. 2004, pp. 1529-1535.
Minkenberg, Cyriel et al., “Low-Latency Pipelined Crossbar Arbitration”, May 2004, IEEE Communication Society Globecom 2004, pp. 1174-1179.
Chao, H. Jonathan et al., “Centralized Contention Resolution Schemes for a Large-Capacity Optical ATM Switch”, May 1998, IEEE, pp. 11-16.
“Proximity Communication—the Technology”, Sep. 20, 2004, Oracle, retrieved from the internet Mar. 21, 2011, http://labs.oracle.com/spotlight/2004-09-20.feature-proximity.html, pp. 1-5.
Delgado-Frias, Jose G. et al., “A VLSI Crossbar Switch with Wrapped Wave Front Arbitration”, IEEE Transactions on Circuits and Systems-I: Fundamental Theory and Applications, vol. 50, No. 1, Jan. 2003, pp. 135-141.

Affiliated with

Also associated with

Rating

Architecture for an output buffered switch with input groups does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture for an output buffered switch with input groups, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture for an output buffered switch with input groups will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2720363