Architecture and interconnect scheme for programmable logic circ

Details Architecture and interconnect scheme for programmable logic circ Architecture and interconnect scheme for programmable logic circ

1993-08-03

1995-10-10

Hudspeth, David R.

Electronic digital logic circuitry

Multifunctional or programmable

Array

326 39, 364490, H03K 19177

Patent

active

054574102

ABSTRACT:
An architecture and distributed hierarchical interconnect scheme for field programmable gate arrays (FPGAs). The FPGA is comprised of a number of cells which perform logical functions on input signals. Programmable intraconnections provide connectability between each output of a cell belonging to a logical cluster to at least one input of each of the other cells belonging to that logical cluster. A set of programmable block connectors are used to provide connectability between logical clusters of cells and accessibility to the hierarchical routing network. An uniformly distributed first layer of routing network lines is used to provide connections amongst sets of block connectors. An uniformly distributed second layer of routing network lines is implemented to provide connectability between different first layers of routing network lines. Switching networks are used to provide connectability between the block connectors and routing network lines corresponding to the first layer. Other switching networks provide connectability between the routing network lines corresponding to the first layer to routing network lines corresponding to the second layer. Additional uniformly distributed layers of routing network lines are implemented to provide connectability between different prior layers of routing network lines.

REFERENCES:
patent: 4020469 (1977-04-01), Manning
patent: 4700187 (1987-10-01), Furtek
patent: 4847612 (1989-07-01), Kaplinsky
patent: 4870302 (1989-09-01), Freeman
patent: 4918440 (1990-04-01), Furtek
patent: 4935734 (1990-06-01), Austin
patent: 4992680 (1991-02-01), Benedetti et al.
patent: 5144166 (1992-09-01), Camarota et al.
patent: 5243238 (1993-09-01), Kean
patent: 5260610 (1993-11-01), Pedersen et al.
F. Zlotnick, P. Butler, W. Li, D. Tang, "A High Performance Fine-Grained Approach to SRAM Based FPGAs," Wescon '93 Conference Record, pp. 321-326, Sep. 28-30, 1993.
R. Cliff et al., "A Dual Granularity and Globally Interconnected Architecture for a Programmable Logic Device," IEEE 1993 Custom Integrated Circuits Conf., pp. 7.3.1-7.3.5 (May 9-12, 1993).
B. Britton et al., "Optimized Reconfigurable Cell Array Architecture for High-Performance Field Prgmble Gate Arrays," IEEE 1993 Custom Intgrtd Cir Conf., pp. 7.2.1-7.2.5 (May 9-12, 1993).
Xilinx, "The Programmable Gate Array Data Book," 1992.
Altera Corporation, Data Sheet, "Flex EPF81188 12,000-Gate Programmable Logic Device," Sep. 1992, ver. 1.
Minnick, R. C. "A Survey of Microcellular Research," Journal of the Association for Computing Machinery, vol 14, No. 2, Apr. 1967, pp. 203-241.
Shoup, R. G., "Programmable Cellular Logic Arrays," Ph.D. dissertation, Carnegie-Mellon University, Pittsburg, Pa., Mar. 1970--Partial.
Spandorfer, L. M., "Synthesis of Logic Function on an Array of Integrated Circuits," UNIVAC, Division of Sperry Rand Corporation, Blue Bell, Pa., Contract AF 19(628)2907, AFCRL 66-298, Project No. 4645, Task No. 464504, Nov. 30, 1965.

Affiliated with

Also associated with

Rating

Architecture and interconnect scheme for programmable logic circ does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture and interconnect scheme for programmable logic circ, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture and interconnect scheme for programmable logic circ will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2312842