Architecture and fabrication method of a vertical memory cell

Active solid-state devices (e.g. – transistors – solid-state diode – Field effect device – Having insulated electrode

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S302000

Reexamination Certificate

active

07064373

ABSTRACT:
A vertical memory cell comprises a storage capacitor, the inner electrode of which is formed in a deep trench, and a vertical selector transistor. The selection transistor has an upper source/drain region and a lower source/drain region, which has emerged by outdiffusion of a dopant from the inner electrode. A gate electrode, which in each case controls a current flow between two assigned source/drain regions, is formed, in segments, as a segment of an addressing line arranged row-wise in active trenches. The provision of an auxiliary structure in the active trenches enables the addressing lines to be vertically positioned in the active trenches independently of a depth of the active trenches. Leakage currents which occur in overlap regions of the addressing lines with the inner electrode or the lower source/drain region are reduced.

REFERENCES:
patent: 6436836 (2002-08-01), Göbel
patent: 6627940 (2003-09-01), Schumann et al.
patent: 6744089 (2004-06-01), Wu
patent: 2002/0017671 (2002-02-01), Goebel et al.
patent: 2004/0201055 (2004-10-01), Lutzen et al.
patent: 199 41 401 (2001-03-01), None
patent: 101 43 650 (2003-03-01), None

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Architecture and fabrication method of a vertical memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Architecture and fabrication method of a vertical memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architecture and fabrication method of a vertical memory cell will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3705011

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.