Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2007-07-20
2010-10-19
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000
Reexamination Certificate
active
07818696
ABSTRACT:
A method for estimating power dissipated by a processor core processing a workload-includes analyzing a reference test case to generate a reference workload characteristic, analyzing an actual workload to generate an actual workload characteristic, performing a power analysis for the reference test case to establish a reference power dissipation value and estimating an actual workload power dissipation value responsive to the actual and reference workload characteristics and the reference power dissipation value.
REFERENCES:
patent: 6871172 (2005-03-01), Sanders
patent: 2004/0172519 (2004-09-01), Nakajima
Bose Pradip
Karkhanis Tejas S.
Ramani Srinivasan
Vu Ken
Ware Malcolm Scott
Dinh Paul
F. Chau & Associates LLC
International Business Machines - Corporation
LandOfFree
Architectural level throughput based power modeling... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Architectural level throughput based power modeling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Architectural level throughput based power modeling... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4150960