Electrical computers and digital processing systems: processing – Processing control – Processing control for data transfer
Reexamination Certificate
2008-08-18
2011-11-22
Coleman, Eric (Department: 2183)
Electrical computers and digital processing systems: processing
Processing control
Processing control for data transfer
C712S035000
Reexamination Certificate
active
08065506
ABSTRACT:
This invention is an application specific integrated processor to implement the complete fixed-rate DRX signal processing paths (FDRX) for a reconfigurable processor-based multi-mode 3G wireless application. This architecture is based on the baseline 16-bit RISC architecture with addition functional blocks (ADU) tightly coupled with the based processor's data path. Each ADU accelerates a computation-intensive tasks in FDRX signal path, such as multi-tap FIRs, IIRs, complex domain and vectored data processing. The ADUs are controlled through custom instructions based on the load/store architecture. The whole FDRX data path can be easily implemented by the software employing these custom instructions.
REFERENCES:
patent: 5794068 (1998-08-01), Asghar et al.
patent: 5930489 (1999-07-01), Bartkowiak et al.
patent: 6487575 (2002-11-01), Oberman
patent: 6832306 (2004-12-01), Ganapathy et al.
patent: 7730288 (2010-06-01), Luick
patent: 2003/0212729 (2003-11-01), Eberle et al.
patent: 2006/0004995 (2006-01-01), Hetherington et al.
patent: 2006/0015703 (2006-01-01), Ramchandran et al.
patent: 2007/0038848 (2007-02-01), Gschwind et al.
patent: 2007/0234014 (2007-10-01), Kobayashi et al.
patent: 2008/0109640 (2008-05-01), Burky et al.
Razdan, R., etal., A High-Performance Microarchitecture with Hardware-Programmable Functional Units, 1994, ACM, pp. 172-180.
Intel Architecture Software Developers Manual vol. 2: Instruction Set Reference, 1999, Intel., 854 pages.
Qunitana, F., etal, Adding a Vector Unit to a Superscalar Processor, 1999, ACM, pp. 1-10.
Hauck, S., etal., The Chimaera Reconfigurable Functional Unit, 2004, IEEE,pp. 206-217.
Schulte, M., etal., A Low Power Multithreaded Processor for Software Defined Radio., 2006, Springer Science +Business Media, Journal or VLSI Processing, pp., 145-159.
Staszewski Roman
Tran Thang Minh
Xi Jinwen
Brady W. James
Coleman Eric
Marshall, Jr. Robert D.
Telecky , Jr. Frederick J.
Texas Instruments Incorporated
LandOfFree
Application specific instruction set processor for digital... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Application specific instruction set processor for digital..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Application specific instruction set processor for digital... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4305476