Error detection/correction and fault detection/recovery – Pulse or data error handling – Digital data error correction
Reexamination Certificate
2006-06-27
2006-06-27
Baker, Stephen M. (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Digital data error correction
C714S768000, C714S773000
Reexamination Certificate
active
07069494
ABSTRACT:
A method of correcting an error in an ECC protected mechanism of a computer system, such as a cache or system bus, by applying data with a number of bits N to an error correction code (ECC) matrix to yield an error detection syndrome, wherein the ECC matrix has a plurality of rows and columns with a given column corresponding to a respective one of the data bits, and selected bits are set in the ECC matrix along each column and each row such that encoding for the ECC matrix allows N-bit error correction and (N−1)-bit error detection. In the illustrative embodiment, the ECC matrix has an odd number of bits set in each row thereof. In the case of an ECC protected mechanism such as a memory device, these properties facilitate the use of an inversion bit for correcting hard faults in the stored data. When an error is detected and after it is corrected, the corrected data is inverted and then rewritten to the cache array. The corresponding inversion bit for this entry is accordingly set to indicate that the data as currently stored is inverted. Thereafter, the data is re-read from the array, and if the error was due to a hard fault (stuck bit), it will appear correct (after applying the polarity indicated by the inversion bit), since the inversion will have changed the value of the defective bit to the stuck value. The inversion bit may be part of the data itself. In this case, one of the columns in the ECC matrix corresponds to the inversion bit, and each bit in that column of the matrix is set. In the case of an ECC protected mechanism such as a system bus, once a stuck bit condition is detected, the sending device can elect to send data such that the polarity of the data for that bit is always flipped to match the logic level of the stuck value on the wire. This approach allows for full single-bit correct, double-bit detect even in the presence of a stuck bit.
REFERENCES:
patent: 3576982 (1971-05-01), Duke
patent: 3582878 (1971-06-01), Bossen et al.
patent: 3768071 (1973-10-01), Knauft et al.
patent: 3949208 (1976-04-01), Carter
patent: 4045779 (1977-08-01), Markle
patent: 4175692 (1979-11-01), Watanabe
patent: 4296494 (1981-10-01), Ishikawa et al.
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4458349 (1984-07-01), Aichelmann et al.
patent: 4479214 (1984-10-01), Ryan
patent: 4535455 (1985-08-01), Peterson
patent: 4604751 (1986-08-01), Aichelmann et al.
patent: 4608687 (1986-08-01), Dutton
patent: 4615030 (1986-09-01), Kumagai
patent: 4661955 (1987-04-01), Arlington et al.
patent: 4888773 (1989-12-01), Arlington et al.
patent: 5267242 (1993-11-01), Lavallee et al.
patent: 5274646 (1993-12-01), Brey et al.
patent: 5384789 (1995-01-01), Tomita
patent: 5533036 (1996-07-01), Blake et al.
patent: 5535226 (1996-07-01), Drake et al.
patent: 5632013 (1997-05-01), Krygowski et al.
patent: 5644583 (1997-07-01), Garcia et al.
patent: 5857069 (1999-01-01), Kohler
patent: 6675341 (2004-01-01), Chen et al.
Kuznetsov et al., “An Error Correcting Scheme for Defective Memory”, IEEE Transactions on Information Theory, vol. IT-24, No. 6, Nov. 1978, pp. 712-718.
Cargnoni Robert Alan
Guthrie Guy Lynn
Livingston Kirk Samuel
Starke William John
Baker Stephen M.
Musgrove Jack V.
Salys Casimer K.
LandOfFree
Application of special ECC matrix for solving stuck bit... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Application of special ECC matrix for solving stuck bit..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Application of special ECC matrix for solving stuck bit... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3659045