Apparatuses to simultaneously distribute clock signals and...

Details Apparatuses to simultaneously distribute clock signals and... Apparatuses to simultaneously distribute clock signals and...

2006-11-08

2008-05-06

Ha, Dac V. (Department: 2611)

Pulse or digital communications

Systems using alternating or pulsating current

Angle modulation

C375S305000, C375S330000, C375S354000, C327S141000, C713S400000, C713S503000, C714S700000, C714S731000

Reexamination Certificate

active

07369623

ABSTRACT:
A technique is described for simultaneously and synchronously transmitting digital data and a clock signal in a digital integrated circuit, circuit board, or system. The technique is based on the phase shift keying (PSK) modulation of an RF high frequency carrier which is distributed on low impedance interconnection transmission lines. The PSK modulation contains the digital data while the carrier itself constitutes the clock signal, and the clock signal and digital data are transmitted in a synchronous manner. The carrier frequency may be near fT, the maximum operation frequency of the transistors. Since the digital data and clock signal are simultaneously transmitted on the same interconnection, the digital data never becomes skewed with respect to the clock signal, or vice versa.

REFERENCES:
patent: 4363002 (1982-12-01), Fuller
patent: 4760344 (1988-07-01), Takase et al.
patent: 5399987 (1995-03-01), Yamamoto et al.
patent: 6424682 (2002-07-01), Enguent et al.
patent: 6535071 (2003-03-01), Forbes
K. Yip, “Clock tree distribution: balance is essential for a deep-submicron ASIC design to flourish,” IEEE Potentials, vol. 16, No. 2, pp. 11-14, Apr.-May 1997.
K. M. Carrig et al., “A Clock methodology for high-performance microprocessors,” Proc. Custom Integrated Circuits Conference, Santa Clara, CA, May 5-8, pp. 119-122, 1997.
J.L. Neves et al., “Automated synthesis of skew-based clock distribution networks,” VLSI Design, vol. 7, No. 1, pp. 31-57, 1998.
T. Meincke et al. ,“Globally asynchronous locally synchronous architecture for large high-performance ASICs,” IEEE Symp. on Circuits and Systems, Orlando, FL, May 30-Jun. 2, vol. 2, pp. 512-515, 1999.

Affiliated with

Also associated with

Rating

Apparatuses to simultaneously distribute clock signals and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatuses to simultaneously distribute clock signals and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatuses to simultaneously distribute clock signals and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3987161