Electrical computers and digital processing systems: support – Clock control of data processing system – component – or data...
Reexamination Certificate
2007-07-25
2010-11-16
Chen, Tse (Department: 2116)
Electrical computers and digital processing systems: support
Clock control of data processing system, component, or data...
C713S320000, C713S400000, C713S500000, C713S601000
Reexamination Certificate
active
07836326
ABSTRACT:
To satisfy a required processing speed and achieve the maximum power-saving effect in a microprocessor. A control value is calculated by performing proportional and integral processing on a deviation of a target instruction execution number from a measured instruction execution number. Unification processing or unification cancellation processing is performed in accordance with the control value. The unification processing stops supply of clocks to selected pipeline registers and controls the pipeline such that a signal passes through the pipeline registers so as to reduce the number of stages of the pipeline. The unification cancellation processing resumes the supply of clocks to the selected pipeline registers and controls the pipeline such that the pipeline registers latch the signal in synchronism with the clocks so as to increase the number of stages of the pipeline. The frequency of clocks supplied to the pipeline registers is changed in accordance with the changed number of stages.
REFERENCES:
patent: 09-319578 (1997-12-01), None
patent: 11-161692 (1999-06-01), None
patent: 11-353052 (1999-12-01), None
patent: 2004-062281 (2004-02-01), None
patent: 2005-234968 (2005-09-01), None
patent: 2006-059068 (2006-03-01), None
patent: 01/33351 (2001-05-01), None
D. Laird, “Crusoe Processor Products and Technology,” Transmeta Corporation, 2000.
Intel Corporation, “Intel Pentium M Processor Datasheet,” 2003.
Advanced Micro Devices, Inc., Mobile AMD Athlon 4 Processor Model 6 CPGA Data Sheet, 2001.
Shimada, et al., “Pipeline Stage Unification: A Low-Energy Consumption Technique for Future Mobile Processors,” Symposium on Advanced Computing Systems and Infrastructures, SACSIS2003, pp. 283-290, 2003.
Shimada, et al., “Pipeline Stage Unification: A Low-Energy Consumption Technique for Future Mobile Processors,” In ISLPED2003, pp. 326-329, 2003.
Shimada, et al., “Pipelinig with Variable Depth for Low Power Consumption,” in IPSJS16. Technical Reports, vol. 2001-ARC-145, pp. 57-62, 2001.
Shimada, et al., “A Hybrid Power Reduction Mechanism Using Pipeline Stage Unification and Dynamic Voltage Scaling,” SACSIS2004, pp. 11-18, 2004.
Shimada, et al., “Power Consumption Reduction through Combining Pipeline Stage Unification and DVS,” vol. 48 No. SIG 3, pp. 75-87, Feb. 2007.
Form PCT/IB/338.
Form PCT/IB/373.
Translation of Form PCT/ISA/237.
Madokoro Takahiro
Shimada Toshio
Chen Tse
McGinn IP Law Group PLLC
National University Corporation Nagoya University
LandOfFree
Apparatus with variable pipeline stages via unification... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus with variable pipeline stages via unification..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus with variable pipeline stages via unification... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4247231