Apparatus to offload and accelerate pico code processing...

Details Apparatus to offload and accelerate pico code processing... Apparatus to offload and accelerate pico code processing...

2003-10-28

2008-12-30

Peugh, Brian R (Department: 2187)

Electrical computers and digital processing systems: memory

Storage accessing and control

Shared memory area

Reexamination Certificate

active

07472237

ABSTRACT:
Apparatus and method offloads processing from a networking processor operating in a storage environment. Three main functions are offloaded: semaphore processing, frame order processing, and timer processing. Offloading of semaphore processing enables ordered access to semaphores. Offloading of frame order processing enables the network processor to quickly transmit an incoming frame if the incoming frame is the next one in the frame order. Offloading of timer processing enables background checking of the timer list.

REFERENCES:
patent: 5682537 (1997-10-01), Davies et al.
patent: 6343339 (2002-01-01), Daynes
patent: 6535968 (2003-03-01), Pham
patent: 6757769 (2004-06-01), Ofer
patent: 6965893 (2005-11-01), Chan et al.
patent: 7085911 (2006-08-01), Sachedina et al.
patent: 2003/0084268 (2003-05-01), Mashima
patent: 2004/0006572 (2004-01-01), Hoshino et al.
patent: 2004/0068607 (2004-04-01), Narad
patent: 2004/0199734 (2004-10-01), Rajamani et al.
Tanenbaum, “Structured Computer Organization”, © 1984 Prentice-Hall, Inc. p. 10-12.

Affiliated with

Also associated with

Rating

Apparatus to offload and accelerate pico code processing... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus to offload and accelerate pico code processing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus to offload and accelerate pico code processing... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4042548