Apparatus to implement mesocode

Details Apparatus to implement mesocode Apparatus to implement mesocode

2007-08-21

2007-08-21

Treat, William M. (Department: 2181)

Electrical computers and digital processing systems: processing

Instruction decoding

Decoding instruction to accommodate plural instruction...

C712S233000, C712S239000

Reexamination Certificate

active

10608316

ABSTRACT:
In one embodiment, the invention provides a method for examining information about branch instructions. A method, comprising: examining information about branch instructions that reach a write-back stage of processing within a processor, defining a plurality of streams based on the examining, wherein each stream comprises a sequence of basic blocks in which only a last block in the sequence ends in a branch instruction, the execution of which causes program flow to branch, the remaining basic blocks in the stream each ending in a branch instruction, the execution of which does not cause program flow to branch.

REFERENCES:
patent: 5381533 (1995-01-01), Peleg et al.
patent: 6304962 (2001-10-01), Nair
patent: 6988183 (2006-01-01), Wong
patent: 6988190 (2006-01-01), Park
Ramirez et al., “Fetching Instruction Streams”, Proceedings of the 35th Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-35, Nov. 18-22, 2002, pp. 371-382.
Rotenberg et al., “A Trace Cache Microarchitecture and Evaluation”, IEEE Transactions on Computers, vol. 48, iss. 2, Feb. 1999, pp. 111-120.
Hank et al., “Superblock Formation Using Static Program Analysis”, Proceedings of the 26th International Symposium on Microarchitecture, Dec. 1-3, 1993, pp. 247-255.
Patel et al., “Critical Issues Regarding the Trace Cache Fetch Mechanism”, Technical Report, CSE TR-335-97, University of Michigan, May 1997, pp. 1-33.
Lee et al., “On Augmenting Trace Cache for High-Bandwidth Value Prediction”, IEEE Transactions on Computers, vol. 51, iss. 9, Sep. 2002, pp. 1074-1088.
Rotenberg et al., “Trace Cache: A Low Latency Approach to High Bandwidth Instruction Fetching”, Proceedings of the 29thAnnual IEEE/ACM International Symposium on Microarchitecture, MICRO-29, Dec. 2-4, 1996, pp. 24-34.
Jacobson et al., “Path-Based Next Trace Prediction”, Proceedings of the 30th Annual IEEE/ACM International Symposium on Microarchitecture, Dec. 1-3, 1997, pp. 14-23.
Rakvic et al., “Completion Time Multiple Branch Prediction for Enhancing Trace Cache Performance”, Proceedings of the 27thInternational Symposium on Computer Architecture, 2000, pp. 47-58.
Nair et al., “Exploiting Instruction Level Parallelism in Processors by Caching Scheduled Groups”, Proceedings of the 24thAnnual International Symposium on Computer Architecture, Jun. 2-4, 1997, pp. 13-25.

Affiliated with

Also associated with

Rating

Apparatus to implement mesocode does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus to implement mesocode, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus to implement mesocode will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3885748