Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-01-17
1998-11-03
Lane, Jack A.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711217, 711219, 711220, G06F 1200
Patent
active
058322906
ABSTRACT:
Vector register circuitry is provided which includes a vector register file comprising at least one vector register having a plurality of elements, the vector register file further having at least one data port and at least one address port for accessing selected ones of the elements of the vector register. Address generation circuitry is provided coupled to the address port and includes an adder having an output coupled to the address port, a first element register having an output coupled to a first input of the adder and an element counter having an output coupled to a second input of the adder.
REFERENCES:
patent: 4723206 (1988-02-01), Kojima et al.
patent: 4852049 (1989-07-01), Sakai
patent: 5113521 (1992-05-01), McKeen et al.
patent: 5119324 (1992-06-01), Ahsan
patent: 5168573 (1992-12-01), Fossum et al.
patent: 5197140 (1993-03-01), Balmer
patent: 5422995 (1995-06-01), Aoki et al.
patent: 5452425 (1995-09-01), Childers et al.
patent: 5467459 (1995-11-01), Alexander et al.
patent: 5471597 (1995-11-01), Byers et al.
patent: 5481687 (1996-01-01), Goubert et al.
Barr Matthew F.
Gostin Gary B.
McGuffey Ruth A.
Roan Russell L.
Hewlett-Packard Co.
Lane Jack A.
LandOfFree
Apparatus, systems and method for improving memory bandwidth uti does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, systems and method for improving memory bandwidth uti, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, systems and method for improving memory bandwidth uti will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-702238