Electrical computers and digital data processing systems: input/ – Input/output data processing – Input/output command process
Reexamination Certificate
2010-10-07
2011-10-25
Chen, Alan (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Input/output command process
C710S036000, C711S100000
Reexamination Certificate
active
08046500
ABSTRACT:
An apparatus, system, and method are disclosed for coordinating storage requests in a multi-processor/multi-thread environment. An append/invalidate module generates a first append data storage command from a first storage request and a second append data storage command from a second storage request. The storage requests overwrite existing data with first and second data including where the first and second data have at least a portion of overlapping data. The second storage request is received after the first storage request. The append/invalidate module updates an index by marking data being overwritten as invalid. A restructure module updates the index based on the first data and updates the index based on the second data. The updated index is organized to indicate that the second data is more current than the first data regardless of processing order. The modules prevent access to the index until the modules have completed updating the index.
REFERENCES:
patent: 5226154 (1993-07-01), Kondoh
patent: 5325509 (1994-06-01), Lautzenheiser
patent: 5465355 (1995-11-01), Cook
patent: 5504882 (1996-04-01), Chai
patent: 5541886 (1996-07-01), Habun
patent: 5594883 (1997-01-01), Pricer
patent: 5745673 (1998-04-01), Dizenzo
patent: 5754563 (1998-05-01), White
patent: 5873118 (1999-02-01), Letwin
patent: 6044438 (2000-03-01), Olnowich
patent: 6189078 (2001-02-01), Bauman et al.
patent: 6209000 (2001-03-01), Klein et al.
patent: 6237059 (2001-05-01), Dean et al.
patent: 6269382 (2001-07-01), Cabrera et al.
patent: 6279069 (2001-08-01), Robinson et al.
patent: 6404647 (2002-06-01), Minne
patent: 6467022 (2002-10-01), Buckland
patent: 6578113 (2003-06-01), Krishnamurthy et al.
patent: 6684274 (2004-01-01), Chong
patent: 6697878 (2004-02-01), Imai
patent: 6748504 (2004-06-01), Sawdon et al.
patent: 6859824 (2005-02-01), Yamamoto
patent: 6938252 (2005-08-01), Baylor et al.
patent: 6996676 (2006-02-01), Megiddo
patent: 7058769 (2006-06-01), Danilak
patent: 7082495 (2006-07-01), DeWhitt
patent: 7096321 (2006-08-01), Modha
patent: 7107419 (2006-09-01), Ghemawat et al.
patent: 7167953 (2007-01-01), Megiddo
patent: 7181569 (2007-02-01), Greco et al.
patent: 7243203 (2007-07-01), Scheuerlein
patent: 7246179 (2007-07-01), Camara
patent: 7290116 (2007-10-01), Grohoski et al.
patent: 7305520 (2007-12-01), Voigt
patent: 7340566 (2008-03-01), Voth
patent: 7418490 (2008-08-01), Zhang
patent: 7450420 (2008-11-01), Sinclair
patent: 7451128 (2008-11-01), Song et al.
patent: 7487320 (2009-02-01), Bansal
patent: 7502884 (2009-03-01), Shah et al.
patent: 7529905 (2009-05-01), Sinclair
patent: 7552271 (2009-06-01), Sinclair
patent: 7644239 (2010-01-01), Ergan
patent: 7725628 (2010-05-01), Phan
patent: 2002/0049883 (2002-04-01), Schneider et al.
patent: 2002/0078124 (2002-06-01), Baylor et al.
patent: 2003/0061296 (2003-03-01), Craddock
patent: 2004/0186946 (2004-09-01), Lee
patent: 2004/0268359 (2004-12-01), Hanes
patent: 2005/0027900 (2005-02-01), Pettey et al.
patent: 2005/0097243 (2005-05-01), Yamashita
patent: 2005/0102437 (2005-05-01), Pettey et al.
patent: 2005/0154786 (2005-07-01), Shackleford
patent: 2005/0240713 (2005-10-01), Wu
patent: 2006/0059326 (2006-03-01), Aasheim
patent: 2006/0075057 (2006-04-01), Gildea
patent: 2006/0075146 (2006-04-01), Schoinas
patent: 2006/0136779 (2006-06-01), Lee et al.
patent: 2006/0155921 (2006-07-01), Gorobets et al.
patent: 2006/0242330 (2006-10-01), Torudbakken et al.
patent: 2006/0248387 (2006-11-01), Nicholson
patent: 2007/0016730 (2007-01-01), Cousin et al.
patent: 2007/0033318 (2007-02-01), Gilday et al.
patent: 2007/0050571 (2007-03-01), Nakamura
patent: 2007/0143571 (2007-06-01), Sinclair et al.
patent: 2007/0233937 (2007-10-01), Coulson
patent: 2007/0260811 (2007-11-01), Merry
patent: 2007/0283357 (2007-12-01), Jeter et al.
patent: 2007/0300008 (2007-12-01), Rogers
patent: 2008/0082774 (2008-04-01), Tomlin et al.
patent: 2008/0155051 (2008-06-01), Moshayedi
Ari, Gottwals, Henze, “Performance Boosting and Workload Isolation in Storage Area Networks with SANcache”, Hewlett Packard Laboratories, Proceedings of the 23rd IEEE/ 14th NASA Goddard Conference on Mass Storage Systems Technologies (MSST 2006), May 2006, pp. 263-273.
Plank, James S, “A Tutorial on Reed-Solomon coding for Fault Tolerance in Raid-like Systems”, Dept. of computer Science, Univ. of Tennessee, Sep. 1997, pp. 995-1012.
Morgenstern, David, “Is there a Flash Memory RAID in your Future?”, Nov. 2006.
“File System Primer”, http://wiki.novell.com/index.php/File—System—Primer, Jul. 2006.
“Method for fault tolerance in nonvolatile storage”, Ip.com, IPCOM000042269D, Feb. 2005.
Dan, Singer, Implementing MLC NAND Flash for Cost-Effective, High-Capacity Memory, M-systems White paper, Sep. 2003.
Introduction to Samsungs Linux Flash File System—RFS, Samsung Electronics, Nov. 2006.
Mesnier, Ganger, Riedel, “Object-Based Storage”, IEEE Comm Magazine, Aug. 2003.
Hensbergen, “Dynamic Policy Disk Caching for Storage Networking”, Nov. 2006.
Kazmi, Non-Transparent Bridging Makes PCI-Express HA Friendly, PLX Technology, CommsDesign.com, Aug. 2003.
PCT/US2007/025050, PCT, International Preliminary Report on Patentability, Aug. 20, 2009.
PCT/US2009/039618, PCT, International Preliminary Report on Patentability, Oct. 21, 2010.
PCT/US2007/025050, PCT, International Search Report and Written Opinion, Jul. 30, 2009.
PCT/US2009/039618, PCT, International Search Report and Written Opinion, Jul. 3, 2009.
ASPMC—660, Asine Group, http://www.asinegroup.com/products/aspmc660.html, copyright 2002, downloaded on Nov. 18, 2009.
BiTMICRO Introduces E-Disk PMC Flash Disk Module at Military & Aerospace Electronics East, May 18, 2004, BiTMICRO, http://www.bitmicro.com/press—news—releases—20040518—prt.php.
NAND Flash 101: An Introduction to NAND Flash and How to Design it in to Your Next Product, Micron, pp. 1-28, Micron Technology Nov. 2006.
Pivot3 RAIGE Storage Cluster: Technology Overview, Pivot 3, White Paper, www.pivot3.com, Jun. 2007, 17 pages.
STMicroelectronics, “Bad Block Management in NAND Flash Memories,” Application note AN-1819 by STMicroelectronics (Geneva, Switzerland), May 19, 2004.
Flynn David
Thatcher Jonathan
Zappe Michael
Chen Alan
Fusion-IO, Inc.
Hawkins Joseph J.
Stoel Rives LLP
LandOfFree
Apparatus, system, and method for coordinating storage... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, system, and method for coordinating storage..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, system, and method for coordinating storage... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4278330