Apparatus, system, and method for adjusting memory hold time

Details Apparatus, system, and method for adjusting memory hold time Apparatus, system, and method for adjusting memory hold time

2011-07-26

2011-07-26

Doan, Duc T (Department: 2185)

Electrical computers and digital processing systems: memory

Storage accessing and control

Memory configuring

Reexamination Certificate

active

07987334

ABSTRACT:
An apparatus, system, and method are disclosed for adjusting memory hold time. A detection module detects a hold time violation for a memory. An adjustment module increases a first voltage of a voltage controller in response to the hold time violation. The voltage controller supplies electrical current at the first voltage to a memory controller and at a reference voltage to the memory. The first and reference voltages are set independently.

REFERENCES:
patent: 6005412 (1999-12-01), Ranjan et al.
patent: 6801869 (2004-10-01), McCord
patent: 6940768 (2005-09-01), Dahlberg et al.
patent: 7047458 (2006-05-01), Nejedlo et al.
patent: 7116589 (2006-10-01), Stubbs
patent: 7586799 (2009-09-01), Richards
patent: 7676684 (2010-03-01), Ando
patent: 2002/0067645 (2002-06-01), Ohmori et al.
patent: 2002/0173925 (2002-11-01), Sugawara et al.

Affiliated with

Also associated with

Rating

Apparatus, system, and method for adjusting memory hold time does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, system, and method for adjusting memory hold time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, system, and method for adjusting memory hold time will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2625546