Error detection/correction and fault detection/recovery – Data processing system error or fault handling – Reliability and availability
Reexamination Certificate
2006-12-12
2006-12-12
Le, Dieu-Minh (Department: 2114)
Error detection/correction and fault detection/recovery
Data processing system error or fault handling
Reliability and availability
C714S718000
Reexamination Certificate
active
07149924
ABSTRACT:
In general, various methods, apparatuses, and systems in which a processor that contains self test and repair instructions to be executed on a memory is coupled to a first external pin. Assertion of a signal on the first external pin activates execution of the self-test and repair instructions on the memory.
REFERENCES:
patent: 5513318 (1996-04-01), Van de Goor et al.
patent: 5570374 (1996-10-01), Yau et al.
patent: 5583463 (1996-12-01), Merritt
patent: 5608678 (1997-03-01), Lysinger
patent: 5960009 (1999-09-01), Gizopoulos et al.
patent: 5978935 (1999-11-01), Kim et al.
patent: 5978947 (1999-11-01), Kim et al.
patent: 6067262 (2000-05-01), Irrinki et al.
patent: 6085334 (2000-07-01), Giles et al.
patent: 6181614 (2001-01-01), Aipperspach et al.
patent: 6205564 (2001-03-01), Kim et al.
patent: 6237123 (2001-05-01), Kim et al.
patent: 6255836 (2001-07-01), Schwarz et al.
patent: 6304989 (2001-10-01), Kraus et al.
patent: 6317846 (2001-11-01), Higgins et al.
patent: 6330696 (2001-12-01), Zorian et al.
patent: 6396760 (2002-05-01), Behera et al.
patent: 6397349 (2002-05-01), Higgins et al.
patent: 6408401 (2002-06-01), Bhavsar et al.
patent: 6415344 (2002-07-01), Jones et al.
patent: 6496946 (2002-12-01), Bannatyne et al.
patent: 6510398 (2003-01-01), Kundu et al.
patent: 6519202 (2003-02-01), Shubat et al.
patent: 6574757 (2003-06-01), Park et al.
patent: 6651202 (2003-11-01), Phan
patent: 6691252 (2004-02-01), Hughes et al.
patent: 6766468 (2004-07-01), Barth et al.
patent: 6795942 (2004-09-01), Schwarz
Yervant Zorian: “System-Chip Test Strategies”(Tutorial): DAC 1998: 752-757.
Ilyoung Kim, Yervant Zorian, Goh Komoriya, Hai Pham, Frank P. Higgins, Jim L. Lewandowski: “Built-in Self-Repair for Embedded High Density SRAM..” ITC 1998: 1.1.12-1119.
Yervant Zorian, Erik Jan Marinissen, Sujit Dey: “Testing Embedded-Core Based System Chips.” ITC 1998: pp. 1-14.
Yervant Zorian, Erik Jan Marinissen, “System Chip Test: How Will It Impact Your Design?” pp. 1-6, DAC, 2000.
Monica Lobetti Bodonl, Alfredo Benso, Silvia Chiusano, Stefano DiCarlo, Giorgio DiNatale, Paolo Prinetto, “An Effective Distriubted BIST Architecture for RAMs,” pp. 1-6, IEEE European Test Workshop, 2000.
Chauchin Su, Shih-Ching Hsiao, Hau-Zen Zhau, Chung-Len Lee, “A Computer Aided Engineering System for Memory BIST,” pp. 1-4, DAC, 2001.
Yervant Zorian, “Embedding Infrastructure IP for SOC Yield Improvement,” Jun. 2002, 709-712, DAC.
Praveen Parvathala, Kailas Maneparambil, William Lindsay, FRITS—A Microprocessor Functional BIST Method, Mar., 2002, pp. 590-598, ITC.
TechWeb definition, Authur Unknown, scan technology, copyright 1981-2001, 1 page.
S. Shoukourian, V. Vardanian, Y. Zorian, “An Approach for Evaluation of Redundancy Analysis Algorithms,” The Proceedings of IEEE Int. Workshop on Memory Technology, Design and Testing, 2001.
D.K. Bhavsar, “An Algorithm for Row-Column Self-Repair of RAMs and its Implementation in the Alpha 21264,” Proc. ITC'1999, pp. 311-318.
T. Kawagoe, J. Ohtani, M. Niiro, T. Ooishi, M. Hamada, H. Hidaka, “A Built-In Self-Repair Analyzer (CRESTA) for Embedded DRAMs,” Proc. ITC'2000, pp. 567-574.
Chang, Tsin-Yuan and Zorian, Yervant: “Tutorial 2: SoC Testing and P1500 Standard.” Asian Test Symposium 2000: 492.
Marinissen, Erik Jan, et al.: “Wrapper Design for Embedded Core Test.” ITC 2000: 911-920.
Zorian, Yervant and Shoukourian, Samvel: “Embedded-Memory Test and Repair: Intrastructure IP for SoC Yield.” IEEE CS and IEEE CASS May-Jun. 2003: 58-66.
Benso, Alfredo, et al.: “HD-BIST: A Hierarchical Framework for BIST Scheduling and Diagnosis in SoCs.” ITC 1999: 1038-1044.
Benso, Alfredo, et al.: “HD2BIST: a Hierarchical Framework for BIST Scheduling, Data patterns delivering and diagnosis in SoCs.” ITC 2000: 892-901.
Gizopoulos, Dimitris, et al.: “Low Power/Energy BIST Scheme for Datapaths.” VTS 2000: 23-28.
Vardanian, Valery A. and Zorian, Yervant: “A March-based Fault Location Algorithm for Static Random Memories.” MDTD 2002: 256-261.
Darbinyan Karen
Toriyan Gevorg
Zorian Yervant
Le Dieu-Minh
Virage Logic Corporation
LandOfFree
Apparatus, method, and system having a pin to activate the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus, method, and system having a pin to activate the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method, and system having a pin to activate the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3720368