Apparatus method and system for fault tolerant virtual...

Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C714S005110

Reexamination Certificate

active

07107411

ABSTRACT:
A fault tolerant synchronized virtual memory manager for use in a load sharing environment manages memory allocation, memory mapping, and memory sharing in a first processor, while maintaining synchronization of the memory space of the first processor with the memory space of at least one partner processor. In one embodiment, synchronization is maintained via paging synchronization messages such as a space request message, an allocate memory message, a release memory message, a lock request message, a read header message, a write page message, a sense request message, an allocate read message, an allocate write message, and/or a release pointer message. Paging synchronization facilitates recovery operations without the cost and overhead of prior art fault tolerant systems.

REFERENCES:
patent: 4187554 (1980-02-01), Kammann
patent: 4942579 (1990-07-01), Goodlander et al.
patent: 5299202 (1994-03-01), Vaillancourt
patent: 5325517 (1994-06-01), Baker et al.
patent: 5388242 (1995-02-01), Jewett
patent: 5537631 (1996-07-01), Wong et al.
patent: 5553263 (1996-09-01), Kalish et al.
patent: 5708771 (1998-01-01), Brant et al.
patent: 5784548 (1998-07-01), Liong et al.
patent: 5862316 (1999-01-01), Hagersten et al.
patent: 5887270 (1999-03-01), Brant et al.
patent: 5896492 (1999-04-01), Chong, Jr.
patent: 5909540 (1999-06-01), Carter et al.
patent: 5953742 (1999-09-01), Williams
patent: 5991852 (1999-11-01), Bagley
patent: 6065102 (2000-05-01), Peters et al.
patent: 6105116 (2000-08-01), Mori
patent: 6295594 (2001-09-01), Meier
patent: 6574749 (2003-06-01), Parsons
patent: 6738870 (2004-05-01), Van Huben et al.
patent: 2003/0041220 (2003-02-01), Peleska
patent: 0 372 578 (1990-06-01), None
patent: 0 817 053 (1998-01-01), None
patent: 2 202 637 (1990-06-01), None
patent: 7 013 789 (1990-06-01), None
patent: 10 177 498 (1998-06-01), None
Nicholas S. Bowen, et al, “A Fault Tolerant Hybrid Memory Structure and Memory Management Algorithms”, IEEE Transaction on Computers, vol. 44 No. 3, Mar. 1995.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus method and system for fault tolerant virtual... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus method and system for fault tolerant virtual..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus method and system for fault tolerant virtual... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3530984

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.