Apparatus, method and system for fast register renaming...

Details Apparatus, method and system for fast register renaming... Apparatus, method and system for fast register renaming...

2005-09-27

2005-09-27

Treat, William M. (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Scoreboarding, reservation station, or aliasing

C712S216000

Reexamination Certificate

active

06950928

ABSTRACT:
A method for renaming a source for use with a processor, the method including providing an instruction, building instruction dependency information based on the instruction, caching the instruction based on the instruction dependency information to provide a cached instruction, renaming a register based on the cached instruction to provide a renamed register, and multiplexing the instruction dependency information and the renamed register to rename the source.

REFERENCES:
patent: 5337415 (1994-08-01), DeLano et al.
patent: 5812812 (1998-09-01), Afsar et al.
Gonzalez et al., “Virtual-Physical Registers”, Proceedings of the Fourth Annual Symposium on High-Performance Computer Architecture, Jan. 31-Feb. 4, 1998, pp. 175-184.
Computer Architecture A Quantitative Approach, David A Patterson and John L Hennessy, 1996, Morgan Kaufman Publishers, Inc, 2nd Edition, pp. 232-234 and 251-261.
Improving Superscalar Instruction Dispatch and Issue by Exploiting Dynamic Code Sequences; Vajapeyam, S. and Mitra, T.; Computer Architecture, 1997; Publication Date: Jun. 2-4, 1997; On pages(s): 1-12.
Aggressive dynamic execution of multimedia kernel traces; Bishop, B., Owens, R., and Irwin, M.J.; Parallel Processing Symposium, 1998; Publication Date: Mar. 30-Apr. 3, 1998; On pp.: 640-646.
The Authoritative Dictionary of IEEE Standard Terms, 7thedition, IEEE, 2000, p. 693.
Computer Organization and Design—The Hardware/Software Interface; Hennessy, J and Patterson, D; Morgan Kaufman Publishers Inc.; 2ndEdition; 1998; p. 351.
“The Fourth International Symposium On High-Performance Computer Architecture”, Jan. 31-Feb. 4, 1998, Las Vegas, Nevada.. “Virtual-Physical Registers”, A. González, J. González and M. Valero.

Affiliated with

Also associated with

Rating

Apparatus, method and system for fast register renaming... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus, method and system for fast register renaming..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus, method and system for fast register renaming... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3395219