Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
1999-09-03
2002-08-13
Jackson, Jr., Jerome (Department: 2815)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S768000
Reexamination Certificate
active
06433434
ABSTRACT:
FIELD OF THE INVENTION
The present invention relates to a method for manufacturing semiconductor devices, and more particularly, to a method for depositing conformal titanium layers on a substrate.
BACKGROUND OF THE INVENTION
Device density in integrated circuits (ICs) is constantly being increased. To enable the increase in density, device dimensions are being reduced. As the dimensions of device contacts get smaller, device contact resistance increases, and device performance is adversely affected. Methods for decreasing device contact resistance in ICs are needed to obtain enhanced device and IC performance.
Device contacts with reduced resistance may be created by forming certain metals on a silicon semiconductor base layer. These metals react with the underlying silicon, for example, to form silicides. Silicide device contacts are desirable because they reduce the native oxide on silicon. The native oxide is undesirable because it increases the contact resistance.
In one embodiment, titanium is used to form silicide device contacts for two reasons. First, titanium silicide has superior gettering qualities. Also, titanium silicide forms low resistance contacts on both polysilicon and single-crystal silicon.
Titanium siuicide device contacts are normally formed with the following process. First, a thin layer of titanium is formed on top of the silicon base layer, such as a substrate. The titanium adjoins active regions exposed by contact holes in an isolating layer, such as an oxide, above the silicon base layer. Then, the silicon base layer is annealed. As a result, the titanium reacts with the active regions of silicon to form titanium silicide.
However, because titanium cannot be readily deposited in a pure form, additional processing steps are required to form titanium silicide device contacts. Titanium precursors, such as titanium tetrachloride, are commonly available and can be used to form titanium. Titanium tetrachloride, though, can only be reduced at temperatures exceeding 1000 degrees Celsius with certain reducing agents. At these temperatures, the silicon base layer will be damaged. Therefore, there is a need for a method of forming titanium from titanium precursors at lower temperatures.
Furthermore, the resistance of device contacts can be adversely increased by conductive layers coupled between the device contacts and other components. The conductive layers may be formed by the same metal layer used to form the device contacts. As device dimensions shrink, the contact holes become relatively deeper and narrower. Also, the walls of the contact holes become steeper, and closer to vertical. As a result, most metal deposition techniques form conductive layers having relatively small step coverage, and hence relatively high resistance. Step coverage is the ratio of the thickness of the conductive layer, in the contact hole, for example, that are substantially perpendicular and parallel to the semiconductor base layer. Thus, the effective contact resistance is increased. Therefore, there is also a need for a method of forming conductive layers having increased step coverage to reduce effective device contact resistance.
Conformal layers of titanium having good step coverage have been previously formed at lower temperatures with chemical vapor deposition. Such techniques are disclosed in U.S. Pat. Nos. 5,173,327, 5,273,783 and 5,278,100, which are hereby incorporated by reference. However, alternative, effective and efficient techniques for forming titanium films are desired.
SUMMARY OF THE INVENTION
The present invention provides a method, and a corresponding resulting structure, for forming conformal titanium films supported on a substrate of an integrated circuit (IC) by forming a seed layer supported by the substrate, and then reducing a titanium precursor with the seed layer. In one embodiment, the seed layer comprises zinc. The seed layer is formed by combining a first precursor and a reducing agent by chemical vapor deposition (CVD). Then, titanium is formed by combining a second precursor with the seed layer by CVD.
In another embodiment, the present invention may further comprise the step of annealing the titanium to form titanium silicide. In another embodiment, the step of forming the seed layer further comprises the step of forming a seed layer that is zinc according to the following chemical process (I):
ZnR
2
+H
2
→Zn+alkanes,
wherein R is an alkyl group. In one embodiment, chemical process (I) is performed at a temperature between approximately 100 and 600 degrees Celsius.
In yet another embodiment, the first precursor may be dialkyl zinc. In yet another embodiment, the first precursor may be trimethyl zinc.
In yet another embodiment, the step of forming titanium further comprises the step of combining the zinc with the second precursor that is titanium tetrachloride according to the following chemical process (II):
TiCl
4
+Zn→Ti+ZnCl
2
.
In one embodiment, chemical process (II) is performed at a temperature between approximately 100 and 600 degrees Celsius.
In yet another embodiment, titanium may be formed in a single step according to the following chemical process (III):
TiCl
4
+Zn(source)→Ti+ZnCl
2
In one embodiment, chemical process (III) is performed at a temperature between approximately 100 and 700 degrees Celsius.
In yet a further embodiment, the present invention may be an IC comprising a layer of a titanium alloy, coupled to a titanium silicide contact. In yet another embodiment, the present invention may be a memory comprising a memory array operatively coupled to a control circuit and an I/O circuit. The memory array, control circuit and I/O circuit comprise a layer of a titanium alloy coupled to titanium silicide contacts. In yet another embodiment, the titanium alloy may comprise titanium and zinc.
It is a benefit of the present invention that high step coverage metal layers can be formed. Further features and advantages of the present invention, as well as the structure and operations of various embodiments of the present invention, are described in detail below with reference to the accompanying drawings.
REFERENCES:
patent: 3900312 (1975-08-01), Terry et al.
patent: 4359490 (1982-11-01), Lehrer
patent: 4957777 (1990-09-01), Ilderem et al.
patent: 5049975 (1991-09-01), Ajika et al.
patent: 5202579 (1993-04-01), Fuji et al.
patent: 5374591 (1994-12-01), Hasegawa et al.
patent: 5391410 (1995-02-01), Nii et al.
patent: 5399379 (1995-03-01), Sandhu
patent: 5416045 (1995-05-01), Kauffman et al.
patent: 5425392 (1995-06-01), Thakur et al.
patent: 5453640 (1995-09-01), Kinoshita
patent: 5459353 (1995-10-01), Kanazawa
patent: 5496762 (1996-03-01), Sandhu et al.
patent: 5506166 (1996-04-01), Sandhu et al.
patent: 5508066 (1996-04-01), Akahori
patent: 5565708 (1996-10-01), Ohsaki et al.
patent: 5567243 (1996-10-01), Foster et al.
patent: 5571572 (1996-11-01), Sandhu
patent: 5595784 (1997-01-01), Kaim et al.
patent: 5607722 (1997-03-01), Vaartstra et al.
patent: 5633200 (1997-05-01), Hu
patent: 5641545 (1997-06-01), Sandhu
patent: 5644166 (1997-07-01), Honeycutt et al.
patent: 5693557 (1997-12-01), Hirao et al.
patent: 5747116 (1998-05-01), Sharan et al.
patent: 5773890 (1998-06-01), Uchiyama et al.
patent: 5828131 (1998-10-01), Cabral, Jr. et al.
patent: 5834131 (1998-11-01), Ameen et al.
patent: 5838052 (1998-11-01), McTeer
patent: 5956595 (1999-09-01), Zenke
patent: 5973402 (1999-10-01), Shinriki et al.
patent: 5976976 (1999-11-01), Doan et al.
patent: 6120844 (2000-09-01), Chen et al.
Bachmann, P., et al., “Plasma-Assisted Chemical Vapor Deposition Processes”,MRS Bulletin, 52-59, (Dec., 1988).
Bouteville, A., et al., “TiSi2 Selective Growth in a rapid thermal low pressure chemical vapor deposition system”,Journal of the Electrochemical society, Manchester, NH, US, pp. 2260-2263, (Aug. 1992).
Cowher, M., et al., “Low Temperature CVD Garnet Growth”,J. Crystal Growth, 46, 399-4020. (1979).
Engqvist, J., et al., “Selective deposition of TiSi2 from H2-TiCl4 Gas mixtures and si: Aspects of Thermodyna
Sandhu Gurtej Singh
Westmoreland Donald L.
Cruz Lourdes
Jackson, Jr. Jerome
Schwegman Lundberg Woessner & Kluth P.A.
LandOfFree
Apparatus having a titanium alloy layer does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus having a titanium alloy layer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus having a titanium alloy layer will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2895329