Apparatus for varying the refresh rate for a DRAM in response to

Details Apparatus for varying the refresh rate for a DRAM in response to Apparatus for varying the refresh rate for a DRAM in response to

1996-10-09

1998-02-10

Nelms, David C.

Static information storage and retrieval

Read/write circuit

Data refresh

365228, 365236, G11C 700

Patent

active

057176442

ABSTRACT:
A method and apparatus for operating a DRAM while varying the supply voltage provided thereto. A memory system is designed to attach to a DRAM. The DRAM is capable of maintaining data stored therein until supply voltage is varied beyond a predetermined voltage change level without the performance of a refresh operation. The system includes a power source coupled to the DRAM for providing supply voltage thereto and a refresh signal generator coupled to the DRAM for causing the DRAM to perform refresh operations wherein the charges associated with data bits stored within the DRAM memory cells are refreshed thereby maintaining the data integrity of data stored in the DRAM. The relative rates of supply voltage change and refresh signal provision are adjusted so as to ensure that refresh signals are provided to the DRAM prior to a point in time at which the change in supply voltage provided to the DRAM exceeds the predetermined voltage change level. Accordingly, it is possible to achieve reliable operation of the DRAM while the supply voltage provided thereto is varied.

REFERENCES:
patent: 4943960 (1990-07-01), Komatsu et al.
patent: 5229969 (1993-07-01), Lee et al.
patent: 5229970 (1993-07-01), Lee et al.
patent: 5262998 (1993-11-01), Mnich et al.
patent: 5272677 (1993-12-01), Yamamura
patent: 5278797 (1994-01-01), Jeon et al.
patent: 5283764 (1994-02-01), Kim et al.
patent: 5297097 (1994-03-01), Etoh et al.
patent: 5302870 (1994-04-01), Chern
patent: 5317538 (1994-05-01), Eaton, Jr.
patent: 5323354 (1994-06-01), Matsumoto et al.
patent: 5339274 (1994-08-01), Dhong et al.
patent: 5365487 (1994-11-01), Patel et al.
patent: 5367493 (1994-11-01), Yamagata
patent: 5418747 (1995-05-01), Tobita
patent: 5566121 (1996-10-01), Hadderman et al.
Hadderman, Serial No. 08/521,509, IBM Docket No. P09-95-036, Title: PCMCIA SRAM Card Function Using DRAM Technology.

Affiliated with

Also associated with

Rating

Apparatus for varying the refresh rate for a DRAM in response to does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for varying the refresh rate for a DRAM in response to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for varying the refresh rate for a DRAM in response to will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2083009