Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Timing
Reexamination Certificate
2007-07-03
2007-07-03
Ferris, Fred (Department: 2128)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Timing
C703S013000, C703S014000, C703S015000, C703S016000, C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
10756471
ABSTRACT:
A statistical delay simulation apparatus includes: a circuit simulator for simulating a circuit operation of a circuit cell constituting an LSI; a statistical delay library generator for driving the circuit simulator and generating, based on a process parameter and the like, a statistical delay library in which the dependency of a delay variation on a predetermined operation condition in each circuit cell is described; a delay calculator for calculating a delay amount of each circuit cell to generate a statistical LSI delay information file containing data on the calculated delay amount; and a static timing analyzer for simulating, based on data of the statistical LSI delay information file, an operation with a delay variation of the LSI to generate a statistical LSI delay analysis result file.
REFERENCES:
patent: 5383167 (1995-01-01), Weil
patent: 5638294 (1997-06-01), Sasada
patent: 5974247 (1999-10-01), Yonezawa
patent: 6066177 (2000-05-01), Hatsuda
patent: 6278964 (2001-08-01), Fang et al.
patent: 6389381 (2002-05-01), Isoda et al.
patent: 6526541 (2003-02-01), Sugibayashi
patent: 6604066 (2003-08-01), Hatsuda
patent: 6629299 (2003-09-01), Iwanishi
patent: 6701497 (2004-03-01), Ohkubo
patent: 6718529 (2004-04-01), Iwanishi
patent: 7010475 (2006-03-01), Ehrler
patent: 7051314 (2006-05-01), Goto
patent: 2001/0034595 (2001-10-01), Yamaguchi
patent: 2002/0095646 (2002-07-01), Ohkubo
patent: 2004/0215437 (2004-10-01), Sul
patent: 2004/0254776 (2004-12-01), Andou
patent: 2005/0276135 (2005-12-01), Yonezawa
Gate Sizing Using a Statistical Delay Model, Jacobs et al, DATE. 2000, ACM 2000.
“Cadence Standard Parasitic Format (SPF).”, Version C1.3, pp. 8-20, 1993 Cadence Design Systems Inc. Issued Sep. 16, 1993, Printed Sep. 16, 1993.
“Star-Hspice Manual.”, vol. 1-Simulation And Analysis, Release 2000.2, May 2000, Avant!Corporation, Feb. 2000. pp. 2 (total).
“Standard Delay Format Specification Version 3.0.”, Open Verilog International, May 1995, pp. 4 (total).
LandOfFree
Apparatus for statistical LSI delay simulation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for statistical LSI delay simulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for statistical LSI delay simulation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3722038