Apparatus for reducing jitter of a spectrum spread clock signal

Details Apparatus for reducing jitter of a spectrum spread clock signal Apparatus for reducing jitter of a spectrum spread clock signal

1995-04-28

1997-07-22

Bocure, Tesfaldet

Pulse or digital communications

Synchronizers

Phase displacement, slip or jitter correction

375375, 327156, H04L 700, H04L 2536, H04L 2540

Patent

active

056510357

ABSTRACT:
An accumulator stores a signal representation of an accumulated angle that is incremented by an input angle in response to a reference clock pulse. The most significant bit (MSB) of the accumulated angle signals drives the input of a phase locked loop of the type that includes a loop filter, a frequency divider and a voltage controlled oscillator (VCO). A charge is injected into the loop filter during an overshoot interval during which the output of the frequency divider differs from the MSB. A compensating charge is injected into the loop filter to compensate for the charge injected during the overshoot interval. Jitter free spectrum spread clock pulses are provided by the VCO in response to the MSB.

REFERENCES:
patent: 5170297 (1992-12-01), Wahler et al.
patent: 5239561 (1993-08-01), Wong et al.
patent: 5285483 (1994-02-01), Ogawa et al.
patent: 5481563 (1996-01-01), Hamre

Affiliated with

Also associated with

Rating

Apparatus for reducing jitter of a spectrum spread clock signal does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for reducing jitter of a spectrum spread clock signal , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reducing jitter of a spectrum spread clock signal will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1565118