Apparatus for reducing isolation stress in integrated circuits

Active solid-state devices (e.g. – transistors – solid-state diode – With means to control surface effects – Insulating coating

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C257S760000

Reexamination Certificate

active

06703690

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to integrated circuits, and in particular to isolation stress reduction in integrated circuits.
BACKGROUND OF THE INVENTION
Field oxide layers electrically isolate semiconductor devices from one another. The most common technique for their formation is termed LOCOS isolation (for LOCal Oxidation of Silicon). Silicon dioxide (SiO
2
) is formed on silicon surfaces through a process termed oxidation. In the formation of field oxides, SiO
2
, is thermally grown to thicknesses of between 2,000 to 10,000 angstroms. Usually, oxidation is accomplished by exposing the silicon to an oxidant ambient, such as oxygen (O
2
) or water (H
2
O), at elevated temperatures. Oxide is formed on those areas which are not covered by an oxidation mask, such as silicon nitride.
The silicon nitride is deposited by chemical vapor deposition (CVD), and photolithographically patterned to form the oxidation mask, using a dry etch. Silicon nitride is an effective mask due to the slow speed with which oxygen and water vapor diffuse in the nitride (typically only a few tens of nanometers of nitride are converted to SiO
2
during the field oxide growth process). Therefore, the nitride layer thickness is selected according to the time needed for the field oxidation step. Typically, the nitride masking layer is deposited to a thickness of between 500 and 3,000 angstroms. After field oxidation, the masking layer is removed by a wet etch for subsequent device formation in the regions previously under the mask. Typically, the silicon nitride is formed on another oxide layer, typically called pad oxide. The pad oxide is formed on the silicon by thermal oxidation.
The silicon nitride is susceptible to intrinsic and extrinsic stress. Due to its stoichiometry, silicon nitride formed by low pressure CVD (LPCVD) has a high inherent tensile stress. However, encroachment by the field oxide, commonly referred to as the “bird's beak”, into the silicon nitride also creates an extrinsic mechanical stress that increases the overall stress of the silicon nitride. As a result of its high stress, the silicon nitride deforms the periodic lattice of the silicon. Hence, dislocations are created in the silicon which give rise to undesired leakage currents. Thus, for example, in dynamic random access memories (DRAMs), the leakage currents necessitate an increased refresh rate. Therefore, the maximum frequency of read and write operations of the DRAM are reduced because refreshes must occur more often.
Previously, process techniques, such as forming oxide-nitride-oxide polysilicon buffer layers on the silicon, have been attempted to reduce the undesirable leakage currents. However, these techniques have proven unsatisfactory because they entail complex processing steps, and can create additional dislocations. Therefore, there remains a need to diminish the dislocations in the silicon caused by the silicon nitride.
SUMMARY OF THE INVENTION
Stress caused by a silicon nitride mask is diminished by forming the mask with a graded silicon concentration. Grading is accomplished by changing the silicon content in the silicon nitride by varying the amount of hydride, such as dichlorosilane (DCS), mixed with ammonia during oxidation to form the mask. The silicon nitride is graded in a substantially linear or non-linear fashion to vary the silicon nitride stress between compressive and tensile modes to reduce stress.
In one embodiment, the graded silicon nitride may be formed by an abrupt discontinuity, or junction, in the silicon concentration. The abrupt junction is created by forming a second silicon nitride layer on a first silicon nitride layer. The first and second silicon nitride layers have different concentrations of silicon.
In other embodiments, the stress caused by the “bird's beak” can be reduced by forming the silicon nitride in a variety of shapes. The shape of silicon nitride can be fashioned during or after silicon nitride growth. The shape of the silicon nitride can be fashioned after the silicon nitride has been grown, for example, by etching.
In one embodiment, the stress from the silicon nitride is reduced by forming a buffer layer between two silicon nitride layers. The buffer layer may be polysilicon.
An additional benefit of the present invention is that the encroachment of the “bird's beak” into the silicon nitride is decreased or not significantly increased by the aforementioned techniques. As a result, device leakage currents are diminished, while device gain and current capacity is not reduced. Further features and advantages of the present invention, as well as the structure and operation of recent embodiments of the present invention, are described in detail below with reference to the accompanying drawings.


REFERENCES:
patent: 3549411 (1970-12-01), Bean et al.
patent: 4342617 (1982-08-01), Fu et al.
patent: 4688078 (1987-08-01), Hseih
patent: 4851361 (1989-07-01), Schumann et al.
patent: 5166556 (1992-11-01), Hsu et al.
patent: 5382551 (1995-01-01), Thakur et al.
patent: 5422300 (1995-06-01), Pfiester et al.
patent: 5468689 (1995-11-01), Cunningham et al.
patent: 5541436 (1996-07-01), Kwong et al.
patent: 5670432 (1997-09-01), Tsai
patent: 5683922 (1997-11-01), Jeng
patent: 5707889 (1998-01-01), Hsu et al.
patent: 5739066 (1998-04-01), Pan
patent: 5851879 (1998-12-01), Lin et al.
patent: 5939763 (1999-08-01), Hao et al.
patent: 6051511 (2000-04-01), Thakur et al.
patent: 6090686 (2000-07-01), Brady et al.
patent: 6093956 (2000-07-01), Moore et al.
patent: 6110784 (2000-08-01), Gardner et al.
patent: 6174644 (2001-01-01), Shieh et al.
patent: 6297130 (2001-10-01), Rao
Bergendahl, A..,et al. ,“A Flexible Approach for Generation of Arbitrary Etch Profiles in Multilayer Films”,Solid State Technology, 27, (Nov. 1984), 107-112.
Gereth, R..,“Properties of Ammonia-Free Nitrogen-Si3N4 Films Produced at Low Temperatures”,J. Electrochemical Society, 119, (Sept. 1972),1248-1254.
Kember, P..,et al. ,“Characterizing Plasma Desposited Silicon Nitride”,Semiconductor International, (Aug. 1985),158-161.
Loewenstein, L..,Temperature Dependence of Silicon Nitride Etching by.
Paraszczak, J..,et al. ,“Comparison of CF4/O2 and CF2Cl2/O2 Plasmas Used for the Reactive Ion Etching of Single Crystal Silicon”,J. Vac. Sci. Technology, 19, (Nov./Dec., 1981),1412-1417.
Wolf, Stanley.,“Silicon Processing for the VLSI Era”,vol. 3, the Submicron Mosfet, Lattice Press, CA, (1995),340-367.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus for reducing isolation stress in integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for reducing isolation stress in integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for reducing isolation stress in integrated circuits will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3213470

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.