Electrical computers: arithmetic processing and calculating – Electrical digital calculating computer – Particular function performed
Patent
1996-02-23
2000-03-07
Moise, Emmanuel L.
Electrical computers: arithmetic processing and calculating
Electrical digital calculating computer
Particular function performed
708603, 708626, 395562, 39580042, G06F 738, G06F 700, G06F 1500
Patent
active
060353163
ABSTRACT:
A processor having a first and second storage having a first and second packed data, respectively. Each packed data includes a first, second, third, and fourth data element. A multiply-add circuit is coupled to the first and second storage areas. The multiply-add circuit includes a first, second, third, and fourth multiplier, wherein each of the multipliers receives a corresponding set of said data elements. The multiply-add circuit further includes a first adder coupled to the first and second multipliers, and second adder coupled to the third and fourth multipliers. A third storage area is coupled to the adders. The third storage area includes a first and second field for saving output of the first and second adders, respectively, as first and second data elements of a third packed data.
REFERENCES:
patent: 3711692 (1973-01-01), Batcher
patent: 3723715 (1973-03-01), Chen et al.
patent: 4161784 (1979-07-01), Cushing et al.
patent: 4344151 (1982-08-01), White
patent: 4393468 (1983-07-01), New
patent: 4418383 (1983-11-01), Doyle et al.
patent: 4498177 (1985-02-01), Larson
patent: 4707800 (1987-11-01), Montrone et al.
patent: 4771379 (1988-09-01), Ando et al.
patent: 4989168 (1991-01-01), Kuroda et al.
patent: 5095457 (1992-03-01), Jeong
patent: 5111422 (1992-05-01), Ulrich
patent: 5187679 (1993-02-01), Vassiliadis et al.
patent: 5262976 (1993-11-01), Young et al.
patent: 5321644 (1994-06-01), Schibinger
patent: 5325320 (1994-06-01), Chiu
patent: 5442799 (1995-08-01), Murakami et al.
patent: 5457805 (1995-10-01), Nakamura
J. Shipnes, Graphics Processing with the 88110 RISC Microprocessor, IEEE (1992), pp. 169-174.
MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1991).
Errata to MC88110 Second Generation RISC Microprocessor User's Manual, Motorola Inc. (1992), pp. 1-11.
MC88110 Programmer's Reference Guide, Motorola Inc. (1992), p 1-4.
i860.TM. Microprocessor Family Programmer's Reference Manual, Intel Corporation (1992), Ch. 1, 3, 8, 12.
R. B. Lee, Accelerating Multimedia With Enhanced Microprocessors, IEEE Micro (Apr. 1995), pp 22-32.
TMS320C2x User's Guide, Texas Instruments (1993) pp 3-2 through 3-11; 3-28 through 3-34; 4-1 through 4-22; 4-41; 4-103; 4-119 through 4-120; 4-122; 4-150 through 4-151.
L. Gwennap, New PA-RISC Processor Decodes MPEG Video, Microprocessor Report (Jan. 1994), pp 16, 17.
SPARC Technology Business, UltraSPARC Multimedia Capabilities On-Chip Support for Real-Time Video and Advanced Graphics, Sun Microsystems (Sep. 1994).
Y. Kawakami et al., LSI Applications: A Single-Chip Digital Signal Processor for Voiceband Applications, Solid State Circuits Conference, Digest of Technical Papers; IEEE International (1980).
B. Case, Philips Hopes to Displace DSFs with VLIW, Microprocessor Report (Dec. 1994), pp 12-18.
N. Margulis, i860 Microprocessor Architecture, McGraw Hill, Inc. (1990) Ch. 6, 7, 8, 10, 11.
Pentium Processor User's Manual, Volume 3: Architecture and Programming Manual, Intel Corportation (1993), Ch. 1, 3, 4, 6, 8, and 18.
Bindal Ahmet
Dulong Carole
Eitan Benny
Kowashi Eiichi
Lin Derrick Chu
Intel Corporation
Moise Emmanuel L.
LandOfFree
Apparatus for performing multiply-add operations on packed data does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for performing multiply-add operations on packed data, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing multiply-add operations on packed data will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-372615