Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-07-02
2000-01-25
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711118, 711144, 711154, G06F 1200, G06F 1300
Patent
active
060187921
ABSTRACT:
A computer system has a system memory, cache memory, system controller that process memory transactions. The system controller transmits a memory request to the system memory without waiting for the cache memory to be snooped to determine whether the cache memory stores information in an address corresponding to a selected address of the system memory. The system controller may transmit a snoop request to the cache memory concurrently with or after the memory request is transmitted to the system memory. The system controller may have a control switch that uses a first pathway for the memory request and a second pathway for the snoop request so that the snoop and memory requests can be transmitted simultaneously.
REFERENCES:
patent: 5073851 (1991-12-01), Masterson et al.
patent: 5249282 (1993-09-01), Sogers et al.
patent: 5553265 (1996-09-01), Abato et al.
patent: 5627993 (1997-05-01), Abato et al.
patent: 5634068 (1997-05-01), Nishtala et al.
patent: 5664150 (1997-09-01), Isaac et al.
patent: 5696935 (1997-12-01), Grochowski et al.
patent: 5802575 (1998-09-01), Greenleg et al.
patent: 5819105 (1998-10-01), Moriarty et al.
Shanley and Anderson, "ISA System Architecture," Addison-Wesley Publishing Co., 3.sup.rd Ed., pp. 235-272, Feb. 1995.
Brown Jeffrey R.
Jeddeloh Joseph
Meyer James
Micron Electronics Inc.
Thai Tuan V.
LandOfFree
Apparatus for performing a low latency memory read with concurre does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for performing a low latency memory read with concurre, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for performing a low latency memory read with concurre will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2323922