Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Insulating material
Patent
1990-02-22
1993-02-02
LaRoche, Eugene R.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Insulating material
257707, 257713, 257678, 257718, 257717, 257731, H01L 2312, H01L 2324, H01L 2334
Patent
active
051842114
ABSTRACT:
A packaging and cooling assembly for integrated circuit chips includes a base for reception of one or more circuit chips, and a combination heat sink and cover for attachment to the base. The circuit chips are mounted circuit side down on the base, and include flexible lead frames for attachment to bonding pads on the base. Compliant cushions that generally conform to the shape and size of the chips are held loosely between the circuit sides of the chips, and the base. The heat sink enages the back sides of the circuit chips when it is attached to the base. This causes the chips to compress the compliant cushions, thereby holding the chips firmly in position, and forming a high thermal conductivity interface between the chips and the heat sink. To further enhance the heat transfer characteristics of the interface, a thin film of fluid is coated on the back sides of each chip to fill in the microvoids which result from asperity contact of the heat sink and chip mating surfaces. A sealing gasket is provided between the heat sink and the base to form a protective enclosure for the chips. Intermediate housings or heat spreader structures may alternatively be disposed between the chips and the heat sink.
REFERENCES:
patent: 3234451 (1966-02-01), Diebold
patent: 4012768 (1977-03-01), Kirk et al.
patent: 4233645 (1980-11-01), Balderes et al.
patent: 4251852 (1981-02-01), Ecker et al.
patent: 4442450 (1984-04-01), Lipschutz et al.
patent: 4459607 (1984-07-01), Reid
patent: 4521829 (1985-06-01), Wessely
patent: 4561011 (1985-12-01), Kohara et al.
patent: 4626960 (1986-12-01), Hamano et al.
patent: 4639829 (1987-01-01), Ostergren et al.
patent: 4651192 (1987-03-01), Matsushita et al.
patent: 4703339 (1987-10-01), Matsuo
patent: 4715115 (1987-12-01), King et al.
patent: 4729010 (1988-03-01), Tsuchiya et al.
patent: 4742385 (1988-05-01), Kohmoto
patent: 4803546 (1989-02-01), Sugimoto et al.
patent: 4812949 (1989-03-01), Fontan et al.
Arnold et al., "Thermally enhanced module for self-contained data processing package," IBM TDB, vol. 20, No. 5, Oct. 1977, pp. 1766-1767.
Arnold et al., "Module with internal elements for reducing thermal resistance", IBM TDB, vol. 21, No. 4, Sep. 1978, pp. 1473-1474.
Johnson, "Integrated circuit semiconductor device package structure", IBM TDB, vol. 19, No. 9, Feb. 1977, pp. 3387-3388.
"Thermally-enhanced tape automated bonded package", IBM TDB, vol. 31, No. 5, Oct. 1988, pp. 34-35.
"Package for decal applications", IBM TDB, vol. 23, No. 5, Oct. 1990, pp. 246-253.
V. Y. Doo et al., "Controlled gap in semiconductor packages", IBM TDB, vol. 20, No. 4, Sep. 1977, p. 1433.
V. Y. Doo et al., "High performance single chip module", IBM TDB, vol. 20, No. 4, Sep. 1977, pp. 1438-1439.
Dombrowskas, "Conduction cooled chip module", IBM TDB, vol. 14, No. 9, Feb. 1972, p. 2689.
IBM T.D.B, vol. 24, No. 11A, pg. 5743, Chu, R. C. et al., Silicon Heat Sink for Semiconductor Chip Apr. 1982.
IBM T.D.B. vol. 24, No. 11A, pp. 5595-5597, Hassan, J. K. et al., Chip Cooling Employing a Conformable Alloy (Apr. 1982).
Ecker, M. E. et al., IBM Technical Disclosure Bulletin, vol. 24, No. 11A, pp. 5625-5626, Apr. 1982.
IBM Technical Disclosure Bulletin, vol. 28, No. 5, pp. 2237-2238, Oct. 1985.
Digital Equipment Corporation
LaRoche Eugene R.
Nguyen Viet Q.
LandOfFree
Apparatus for packaging and cooling integrated circuit chips does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for packaging and cooling integrated circuit chips, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for packaging and cooling integrated circuit chips will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-10197