Electrical computers and digital processing systems: virtual mac – Task management or control – Process scheduling
Reexamination Certificate
2005-12-27
2005-12-27
An, Meng-Al T. (Department: 2195)
Electrical computers and digital processing systems: virtual mac
Task management or control
Process scheduling
C718S100000, C718S102000
Reexamination Certificate
active
06981260
ABSTRACT:
Apparatus and methods are provided for selecting a thread to dispatch in a multiple processor system having a global run queue associated with each multiple processor node and having a local run queue associated with each processor. If the global run queue and the local run queue associated with the processor performing the dispatch are both not empty, then the highest priority queue is selected for dispatch, as determined by examining the queues without obtaining a lock. If one of the two queues is empty and the other queue is not empty, then the non-empty queue is selected for dispatch. If the global queue is selected for dispatch but a lock on the global queue cannot be obtained immediately, then the local queue is selected for dispatch. If both queues are empty, then an idle load balancing operation is performed. Local run queues for other processors at the same node are examining without obtaining a lock. If a candidate thread is found that satisfies a set of shift conditions, and if a lock can be obtained on both the non-local run queue and the candidate thread, then the thread is shifted for dispatch by the processor that is about to become idle.
REFERENCES:
patent: 5193172 (1993-03-01), Arai et al.
patent: 5261053 (1993-11-01), Valencia
patent: 5274809 (1993-12-01), Iwasaki et al.
patent: 5506987 (1996-04-01), Abramson et al.
patent: 5734909 (1998-03-01), Bennett
patent: 5745778 (1998-04-01), Alfieri
patent: 5784614 (1998-07-01), Davis
patent: 5826081 (1998-10-01), Zolnowsky
patent: 5872972 (1999-02-01), Boland et al.
patent: 5928322 (1999-07-01), Bitar et al.
patent: 5956712 (1999-09-01), Bennett et al.
patent: 6006247 (1999-12-01), Browning et al.
patent: 6065046 (2000-05-01), Feinberg et al.
patent: 6088511 (2000-07-01), Hardwick
patent: 6105053 (2000-08-01), Kimmel et al.
patent: 6128657 (2000-10-01), Okanoya et al.
patent: 6148324 (2000-11-01), Ransom et al.
patent: 6223205 (2001-04-01), Harchol-Balter et al.
patent: 6314501 (2001-11-01), Gulick et al.
patent: 6338063 (2002-01-01), Barr
patent: 6418517 (2002-07-01), McKenney et al.
patent: 6442139 (2002-08-01), Hosein
patent: 6578033 (2003-06-01), Singhal et al.
patent: 6625161 (2003-09-01), Su et al.
patent: 6633897 (2003-10-01), Browning et al.
patent: 6728959 (2004-04-01), Merkey
patent: 6804711 (2004-10-01), Dugan et al.
patent: 2002/0034951 (2002-03-01), Salonaho et al.
patent: 2003/0037178 (2003-02-01), Vessey et al.
patent: 2003/0110203 (2003-06-01), Brenner et al.
patent: 2003/0120811 (2003-06-01), Hanson et al.
TechEncyclopedia Multithreading; www.techweb.com; pp. 1-2.
Brenner Larry Bert
Browning Luke Mathew
An Meng-Al T.
International Business Machines - Corporation
Lammes Francis
Vo Lilian
Walker Mark S.
LandOfFree
Apparatus for minimizing lock contention in a multiple... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for minimizing lock contention in a multiple..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for minimizing lock contention in a multiple... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3470344