Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Reexamination Certificate
2007-11-13
2007-11-13
Tran, Khanh (Department: 2611)
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
Reexamination Certificate
active
10619278
ABSTRACT:
Circuits, architectures, a system and methods for clock data recovery. The circuit generally includes (a) a clock phase adjustment circuit, receiving clock phase information and providing a clock phase adjustment signal, (b) a clock frequency adjustment circuit, receiving clock frequency information and providing a clock frequency adjustment signal, and (c) an adder circuit, receiving the clock phase adjustment signal and the clock frequency adjustment signal, and providing a clock recovery adjustment signal. The architectures and/or systems generally comprise those that include a clock data recovery circuit embodying one or more of the inventive concepts disclosed herein. The method generally comprises the steps of (1) sampling the data stream at predetermined times, (2) generating clock frequency information and clock phase information from sampled data, and (3) altering a frequency and/or a phase of the clock signal in response to the clock frequency information and the clock phase information. The present invention prevents or reduces the likelihood of the potential nonconvergence/clock runaway problem, advantageously with minimal or no changes to existing designs and logic. The present invention further advantageously improves system stability, reliability and performance with a minimum of additional circuitry.
REFERENCES:
patent: 4590602 (1986-05-01), Wolaver
patent: 5812618 (1998-09-01), Muntz et al.
patent: 6031428 (2000-02-01), Hill
patent: RE36633 (2000-03-01), Fleischer et al.
patent: 6055286 (2000-04-01), Wu et al.
patent: 6081572 (2000-06-01), Filip
patent: 6178215 (2001-01-01), Zhang et al.
patent: 6400683 (2002-06-01), Jay et al.
patent: 6531926 (2003-03-01), Pate et al.
patent: 6731709 (2004-05-01), Doblar
patent: 0 876 016 (1998-11-01), None
Serial ATA Host Controller Solutions 88SX5080 information sheet, from www.marvell.com, Marvell Int'l, Aug. 2002.
Serial ATA Bridge Chip Solutions 88i8030 information sheet, from www.marvell.com, Marvell Int'l, May 2002.
Sutioso Henri
Wu Lei
Marvell International Ltd.
Tran Khanh
LandOfFree
Apparatus for clock data recovery does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for clock data recovery, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for clock data recovery will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3880690