Apparatus for calibrating termination voltage of on-die...

Details Apparatus for calibrating termination voltage of on-die... Apparatus for calibrating termination voltage of on-die...

2007-01-30

2007-01-30

Chang, Daniel D. (Department: 2819)

Electronic digital logic circuitry

Signal sensitivity or transmission integrity

Bus or line termination

C365S189050

Reexamination Certificate

active

10999500

ABSTRACT:
Disclosed is a device for calibrating termination voltage of an on-die termination. The device for calibrating termination voltage of an on-die termination for a semiconductor memory device having a DLL device, comprises an on-die termination enable signal generating part for outputting an ODT enable signal for driving the on-die termination (ODT) when a signal DLL Reset EMRS is applied, a counter circuit of for outputting a plurality of counter signals, an on-die termination (ODT) including a variable resistor part controlled by the counter signals outputted from the counter circuit and outputting a variable termination voltage according to a resistance value of the variable resistor part, and a first control part for comparing a reference voltage with the termination voltage and outputting a control signal for controlling the counter circuit according to a comparison result.

REFERENCES:
patent: 5666078 (1997-09-01), Lamphier et al.
patent: 6307791 (2001-10-01), Otsuka et al.

Affiliated with

Also associated with

Rating

Apparatus for calibrating termination voltage of on-die... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus for calibrating termination voltage of on-die..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for calibrating termination voltage of on-die... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3768817