Static information storage and retrieval – Read/write circuit – Testing
Patent
1994-05-18
1995-04-04
Yoo, Do Hyun
Static information storage and retrieval
Read/write circuit
Testing
36518904, 36518907, 371 211, 371 212, G11C 700, G11C 2900
Patent
active
054043328
ABSTRACT:
A write address counter for designating a write address of a memory counts up a control counter with an address change. A read address counter for designating a read address of the memory counts down the control counter with the address change. Inputted to an error detecting circuit are a write address counter value, a read address counter value and a control count value. There is detected whether a relationship such as Write Address Count Value-Read Address Count Value=Control Count Value is established or not. If not established, this implies an error, and a reset circuit resets each counter.
REFERENCES:
patent: 5291449 (1994-03-01), Dehara
patent: 5305253 (1994-04-01), Ward
patent: 5309387 (1994-05-01), Mori
patent: 5311475 (1994-05-01), Huang
Sato Hiroyuki
Sekido Masayoshi
Tamura Jun-ichi
Tateishi Hiroomi
Yoshizawa Jinichi
Fujitsu Limited
Yoo Do Hyun
LandOfFree
Apparatus for and a method of detecting a malfunction of a FIFO does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus for and a method of detecting a malfunction of a FIFO , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus for and a method of detecting a malfunction of a FIFO will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2384093