Excavating
Patent
1981-05-26
1984-02-07
Smith, Jerry
Excavating
371 28, 324 73R, G01R 3128
Patent
active
044307357
ABSTRACT:
Apparatus and a technique is disclosed for testing the access time of electronic storage arrays such as bistable storage cells fabricated in accordance with integrated circuit technology. A test pattern generator generates addresses on an "increment-complement" system and applies these addresses to a memory such as a PROM being tested. All combinations of the rows and columns of the PROM are exercised. Output data from the PROM is split into two separate buses which constitute a direct output bus and a delayed output bus. A first digital comparator compares the respective data signals for each output line on each of the buses in order to ensure that the "stabilized" output data corresponds exactly to the direct output data. A second digital comparator can be set to establish a standard for the minimum time period at which the output data from the tested PROM has become acceptably stabilized. Specialized clocking and controlled delay times are provided by a digital access control unit.
REFERENCES:
patent: B483268 (1976-03-01), Chu et al.
patent: 3995215 (1976-11-01), Chu et al.
patent: 4025768 (1977-05-01), Missios et al.
patent: 4053751 (1977-10-01), Ault
patent: 4285059 (1981-08-01), Barlage et al.
patent: 4332028 (1982-05-01), Joccotton et al.
patent: 4335457 (1982-06-01), Early
Burroughs Corporation
Cass Nathan
Fleming Michael R.
Kozak Alfred W.
Peterson Kevin R.
LandOfFree
Apparatus and technique for testing IC memories does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and technique for testing IC memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and technique for testing IC memories will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2164983