Apparatus and methods for providing in-chip microtargets for...

Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C716S030000

Reexamination Certificate

active

10858836

ABSTRACT:
Disclosed are techniques and apparatus for providing metrology or inspection targets in-chip. That is, targets are integrated within the product device or die area. In general terms, the present invention provides techniques for enabling inspection or metrology on targets within the die or active area. Said in another way, target structures are inserted within the die or active area. In one embodiment, a set of rules are provided for integrating test structures within the die. For example, these rules may be implemented by one or more design engineers or by place-and-route tools which automatically generate the die layout pattern and thereafter insert the target structures into the die layout pattern based on these rules. Location data of each target is then retained during the layout generation and provided to one or more inspection or metrology tools and/or metrology engineers so that each target may be found and then inspected or measured.

REFERENCES:
patent: 4251160 (1981-02-01), Bouwhuis et al.
patent: 4475811 (1984-10-01), Brunner
patent: 4538105 (1985-08-01), Ausschnitt
patent: 4703434 (1987-10-01), Brunner
patent: 4714874 (1987-12-01), Morris et al.
patent: 4757207 (1988-07-01), Chappelow et al.
patent: 4757707 (1988-07-01), Harvey et al.
patent: 4778275 (1988-10-01), van den Brink et al.
patent: 4782288 (1988-11-01), Vento
patent: 4820055 (1989-04-01), Müller
patent: 4855253 (1989-08-01), Weber
patent: 4929083 (1990-05-01), Brunner
patent: 5017514 (1991-05-01), Nishimoto
patent: 5100237 (1992-03-01), Wittekoek et al.
patent: 5112129 (1992-05-01), Davidson et al.
patent: 5148214 (1992-09-01), Ohta et al.
patent: 5156982 (1992-10-01), Nagoya
patent: 5172190 (1992-12-01), Kaiser
patent: 5216257 (1993-06-01), Brueck et al.
patent: 5262258 (1993-11-01), Yanagisawa
patent: 5296917 (1994-03-01), Kusonose et al.
patent: 5383136 (1995-01-01), Cresswell et al.
patent: 5414514 (1995-05-01), Smith et al.
patent: 5436097 (1995-07-01), Norishima et al.
patent: 5438413 (1995-08-01), Mazor et al.
patent: 5477057 (1995-12-01), Angeley et al.
patent: 5479270 (1995-12-01), Taylor
patent: 5481362 (1996-01-01), Van Den Brink et al.
patent: 5498501 (1996-03-01), Shimoda et al.
patent: 5596413 (1997-01-01), Stanton et al.
patent: 5604819 (1997-02-01), Barnard
patent: 5617340 (1997-04-01), Cresswell et al.
patent: 5627083 (1997-05-01), Tounai et al.
patent: 5665495 (1997-09-01), Hwang
patent: 5674650 (1997-10-01), Dirksen et al.
patent: 5699282 (1997-12-01), Allen et al.
patent: 5701013 (1997-12-01), Hsia et al.
patent: 5702567 (1997-12-01), Mitsui et al.
patent: 5703685 (1997-12-01), Senda et al.
patent: 5712707 (1998-01-01), Ausschnitt et al.
patent: 5757507 (1998-05-01), Ausschnitt et al.
patent: 5766809 (1998-06-01), Bae
patent: 5783342 (1998-07-01), Yamashita et al.
patent: 5805290 (1998-09-01), Ausschnitt et al.
patent: 5835196 (1998-11-01), Jackson
patent: 5857258 (1999-01-01), Penzes et al.
patent: 5863680 (1999-01-01), Kawakubo et al.
patent: 5872042 (1999-02-01), Hsu et al.
patent: 5877036 (1999-03-01), Kawai
patent: 5877861 (1999-03-01), Ausschnitt et al.
patent: 5902703 (1999-05-01), Leroux et al.
patent: 5912983 (1999-06-01), Hiratsuka
patent: 5923041 (1999-07-01), Cresswell et al.
patent: 5939226 (1999-08-01), Tomimatu
patent: 5949145 (1999-09-01), Komuro
patent: 5960125 (1999-09-01), Michael et al.
patent: 5968693 (1999-10-01), Adams
patent: 6020966 (2000-02-01), Ausschnitt et al.
patent: 6023338 (2000-02-01), Bareket
patent: 6037671 (2000-03-01), Kepler et al.
patent: 6061606 (2000-05-01), Ross
patent: 6077756 (2000-06-01), Lin et al.
patent: 6079256 (2000-06-01), Bareket
patent: 6084679 (2000-07-01), Steffan et al.
patent: 6118185 (2000-09-01), Chen et al.
patent: 6128089 (2000-10-01), Ausschnitt et al.
patent: 6130750 (2000-10-01), Ausschnitt et al.
patent: 6137578 (2000-10-01), Ausschnitt
patent: 6140217 (2000-10-01), Jones et al.
patent: 6146910 (2000-11-01), Cresswell et al.
patent: 6160622 (2000-12-01), Dirksen et al.
patent: 6165656 (2000-12-01), Tomimatu
patent: 6384899 (2002-05-01), den Boef
patent: 6405096 (2002-06-01), Toprac et al.
patent: 6462818 (2002-10-01), Bareket
patent: 6612159 (2003-09-01), Knutrud
patent: 6664121 (2003-12-01), Grodnesky et al.
patent: 6675053 (2004-01-01), Baluswamy et al.
patent: 6734549 (2004-05-01), Takeoka et al.
patent: 6734971 (2004-05-01), Smith et al.
patent: 6753120 (2004-06-01), Kim
patent: 6921916 (2005-07-01), Adel et al.
patent: 6985618 (2006-01-01), Adel et al.
patent: 7068833 (2006-06-01), Ghinovker et al.
patent: 2001/0055720 (2001-12-01), Sato et al.
patent: 2003/0021465 (2003-01-01), Adel et al.
patent: 2003/0021466 (2003-01-01), Adel et al.
patent: 2003/0021467 (2003-01-01), Adel et al.
patent: 2003/0026471 (2003-02-01), Adel et al.
patent: 2003/0102440 (2003-06-01), Sohn
patent: 2005/0173634 (2005-08-01), Wong et al.
patent: 2006/0039595 (2006-02-01), Adel et al.
patent: 2006/0177120 (2006-08-01), Ghinovker et al.
patent: 2006/0204073 (2006-09-01), Ghinovker et al.
patent: 0818814 (1998-01-01), None
patent: 0947828 (1999-10-01), None
patent: 11067631 (1999-03-01), None
Ghinovker, et al., “Overlay Marks, Methods of Overlay Mark Design and Methods of Overlay Measurements”, U.S. Appl. No. 09/894,987, filed Jun. 27, 2001.
Adel, et al., “Overlay Metrology and Control Method”, U.S. Appl. No. 10/367,124, filed Feb. 13, 2003.
Claims from U.S. Appl. No. 10/950,172, filed Sep. 23, 2004.
U.S. Office Action dated Oct. 10, 2006, U.S. Appl. No. 10/950,172.
Bishop, et al, “The OMAG3 Reticle Set,” Jul. 31, 2003, International SEMATECH, Technology Transfer #3074417A-ENG, pp. 1-26.
Dirksen, et al., “Novel aberration monitor for optical lithography”, Part of the SPIE Conference on Optical Microlithography XII, Santa Clara, CA Mar. 1999, SPIE vol. 3676, p. 77-86.
Farrar et al., “In-situ measurement of lens aberrations”, Mar. 2000 Proceedings of SPIE vo. 4000, Optical Microlithography XIII.
Levinson et al., “Minimization of Total Overlay Errors on Product Wafers Using an Advanced Optimization Scheme”, SPIE vol. 3051 (1997) p. 362-373.
Normura, “Measurement of Wave-Front Aberrations in Lithography Lenses with an Overlay Inspection Tool”, Optical Review No. 8, vol. 4 (2001) p. 227-234.
Levinson, “Lithography Process Control”, Tutorial Texts in Optical Engineering, vol. TT28, Chapter 5, pp. 96-107.
Rivera et al., “Overlay Performance on Tungsten CMP Layers Using the ATHENA Alignment System”.
Hsu et al., “Characterizing lens distortion to overlay accuracy by using fine measurement pattern”, Mar. 1999, SPIE vol. 3677.
U.S. Appl. No. 10/367,124, filed Feb. 13, 2003; Office Action mailed Apr. 23, 2007 [KLA1P081].
U.S. Appl. No. 10/367,124, filed Feb. 13, 2003; Office Action mailed Oct. 4, 2007 [KLA1P081].
International Search Report from related PCT application No. PCT/US03/04471, dated May 22, 2003 (5 pgs). [KLA1P081.WO].

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Apparatus and methods for providing in-chip microtargets for... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and methods for providing in-chip microtargets for..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for providing in-chip microtargets for... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3912758

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.