Electronic digital logic circuitry – Interface – Supply voltage level shifting
Reexamination Certificate
2006-09-26
2006-09-26
Le, Don (Department: 2819)
Electronic digital logic circuitry
Interface
Supply voltage level shifting
C326S038000, C326S083000
Reexamination Certificate
active
07112997
ABSTRACT:
An integrated circuit (IC) includes mechanisms for adjusting or setting the gate bias of one gate of one or more multi-gate transistors. The IC includes a gate bias generator. The gate bias generator is configured to set a gate bias of one gate of the one or more multi-gate transistors within the IC. More specifically, the gate bias generator sets the gate bias of the transistor(s) so as to trade off performance and power consumption of the transistor(s).
REFERENCES:
patent: 5689127 (1997-11-01), Chu et al.
patent: 5780327 (1998-07-01), Chu et al.
patent: 6166412 (2000-12-01), Kim et al.
patent: 6228691 (2001-05-01), Doyle
patent: 6342794 (2002-01-01), Turner et al.
patent: 6352872 (2002-03-01), Kim et al.
patent: 6372559 (2002-04-01), Crowder et al.
patent: 6391695 (2002-05-01), Yu
patent: 6462585 (2002-10-01), Bernstein et al.
patent: 6501134 (2002-12-01), Krivokapic
patent: 6610576 (2003-08-01), Nowak
patent: 6635923 (2003-10-01), Hanafi et al.
patent: 6689650 (2004-02-01), Gambino et al.
patent: 6750487 (2004-06-01), Fried et al.
patent: 6759710 (2004-07-01), Chan et al.
patent: 6768158 (2004-07-01), Lee et al.
patent: 6781409 (2004-08-01), Turner
patent: 6933869 (2005-08-01), Starr et al.
patent: 6940307 (2005-09-01), Liu et al.
patent: 6972593 (2005-12-01), Wang et al.
patent: 2002/0105039 (2002-08-01), Hanafi et al.
patent: 2003/0067017 (2003-04-01), Ieong et al.
patent: 2003/0113961 (2003-06-01), Horiuchi et al.
patent: 2003/0141525 (2003-07-01), Nowak
patent: 2003/0193070 (2003-10-01), Chan et al.
patent: 2003/0201492 (2003-10-01), Ravi
patent: 2005/0258862 (2005-11-01), Rahim et al.
patent: 2005/0280437 (2005-12-01), Lewis et al.
Wei et al., “Design And Optimization Of Double-Gate SOI MOSFETs For Low Voltage Low Power Circuits,” 2 pgs.
Chang et al., “Moore's Law Lives On: Ultra-Thin Body SOI and FinFET CMOS Transistors Look to Continue Moore's Law for Many Years to Come,” IEEE Circuits & Devices Magazine, Jan. 2003, pp. 35-42.
Kuroda, “Power-Aware Electronics: Challenges And Opportunities Unit 3: Tips And Techniques For Low Power CMOS Design”, FTFC, 2003 Tutorial, Paris, May 14, 2003.
Ramasamy et al., “Double-Gate MOSFETs”, Portland State University, 2003, 23 pgs.
Columbia Integrated Systems Laboratory, “Advanced Digital Integrated Circuits”, Lecture 12, 2002, 41 pgs.
Gharabagi, “A Model For Fully Depleted Double Gate SOI MOS Transistors Including Temperature Effects”, Modeling And Simulation Of Microsystems, 2001, pp. 490-493.
Choi et al., “Resonant Gate Tunneling Current In Double-Gate SOI: A Simulation Study”, IEEE Transactions On Electron Devices, vol. 50, No. 12, Dec. 2003, pp. 2579-2581.
Guo et al., “A Computational Study Of Thin-Body, Double-Gate, Schottky Barrier MOSFETs”, School Of Electrical And Computer Engineering, Jun. 2002, 23 pgs.
Hirota et al, “FP 12.2: 0.5V 320MHz 8b Multiplexer/Demultiplexer Chips Based On A Gate Array With Regular-Structured DTMOS/SOI”, ISSCC, 1998, 11 pgs.
Chan et al, “Effects Of Floating Body On Double Polysilicon Partially Depleted SOI Nonvolatile Memory Cell”, IEEE Electron Device Letters, 2003, 3 pgs.
Ernst et al., “Ultimately Thin SOI MOSFETs: Special Characteristics And Mechanisms”, Electrical Characterization Of Silicon-On-Insulator Materials And Devices, 1995, 2 pgs.
Chan et al., “A Framework For Generic Physics Based Double-Gate MOSFET Modeling”, Nanotechnology Conference And Trade Show, 2003, 4 pgs.
Workshop On Compact Modeling, The 7thInternational Conference On Modeling And Simulation Of Microsystems, Mar. 7-11, 2004, 6 pgs.
Pavanello et al., “Impact Of The Graded-Channel Architecture On Double-Gate Transistors For High-Performance Analog Applications”, 11thInternational SOI Device Technologies Meeting, Apr. 27-May 2, 2003, 6 pgs.
Wei et al, “Low Voltage Low Power CMOS Design Techniques For Deep Submicron ICs”, 13thInternational Conference On VLSI Design, Jan. 4-7, 2000, 6 pgs.
Zhang et al., “Exploring SOI Device Structures And Interconnect Architectures For 3-Dimensional Integration”, DAC, Jun. 18-22, 2001, 6 pgs.
Li et al., “Threshold Voltage Control For Deep Sub-Micrometer Fully Depleted SOI MOSFET”, Proc. of the IEEE 15thBiennial University/Government/Industry Microelectronics Symposium, Jun. 30-Jul. 2, 2003, 4 pgs.
Grad, “MOSFET SOI”, Illinois Institute Of Technology, May 2, 2002, pp. 1-21.
Chuang et al., “SOI Digital CMOS VLSI-A Design Perspective”, Proc. 36th Design Automation Conference, New Orleans, LA, Jun. 21-25, 1999, 6 pgs.
Low Power Circuit Design Course, May 25, 2001, 23 pgs.
Flandre et al., “Fully Depleted SOI CMOS Technology For Heterogeneous Micropower, High-Temperature Or RF Microsystems”, Solid States Electronics, 2001, 9 pgs.
Karalar et al., “Techniques To Reduce The VLSI Standby Leakage Power Consumption”, EE241 Project Mid-Term Report, 2001, 5pgs.
Frank, “Power-Constrained CMOS Scaling Limits”, IBM Journal Of Research And Development, vol. 46, Nos. 2/3, 2002, 12 pgs.
Peters, “Emerging Transistor Structures”, Semiconductor International, http://www.reed-electronics.com/semiconductor/article/CA198522?industryid=3028; Mar. 1, 2002, 6 pgs.
Liang Minchang
Liu Yow-Juang W.
Altera Corporation
Law Offices of Maximilian R. Peterson
Le Don
LandOfFree
Apparatus and methods for multi-gate silicon-on-insulator... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for multi-gate silicon-on-insulator..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for multi-gate silicon-on-insulator... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3601054