Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
2006-03-14
2006-03-14
Dinh, Paul (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
07013440
ABSTRACT:
A system for characterizing an interconnect in an electrical circuit includes a computer. The computer calculates a set of terms, the set of terms derived from (i) a characteristic pole and a characteristic residue of the interconnect and (ii) a fixed time step used to describe a stimulus applied to the interconnect. The computer calculates a response of the interconnect to the stimulus by calculating a partial sum derived from the set of terms.
REFERENCES:
patent: 5373457 (1994-12-01), George et al.
patent: 5857164 (1999-01-01), Wakita
patent: 6789237 (2004-09-01), Ismail
Chen, “Path Sensitization In Critical Path Problem”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 12, No. 2, Feb. 1993, pps. 196-207.
Dartu et al., “TETA: Transistor-Level Engine For Timing Analysis”, 35thDesign Automation Conference, 1998, 4 pgs.
Croix et al., “A Fast And Accurate Technique To Optimize Characterization Tables For Logic Synthesis”, 34thDesign Automation Conference, 1997, 4 pgs.
Dartu et al., “Calculating Worst-Case Gate Delays Due To Dominant Capacitance Coupling”, 34thDesign Automation Conference, 1997, 6 pgs.
Lam et al., “Exact Minimum Cycle Times For Finite State Machines”, Proceedings Of The 31stIEEE/ACM Design Automation Conference, Jun. 1994, 6 pgs.
O'Brien et al., “Modeling The Driving-Point Characteristic Of Resistive Interconnect For Accurate Delay Estimation”, IEEE, 1989, pps. 512-515.
Pillage et al., “Asymptotic Waveform Evaluation For Timing Analysis”, IEEE Transactions On Computer Aided Design, vol. 9, No. 4, Apr. 1990, pps. 352-366.
Qian et al., “Modeling The “effective Capacitance” For The RC Interconnect Of CMOS Gates”, IEEE Transactions On Computer Aided Design of Integrated Circuits And Systems, vol. 13, No. 12, Dec. 1994, pps. 1526-1535.
Ratzlaff et al., “RICE: Rapid Interconnect Circuit Evaluation Using AWE”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 13, No. 6, Jun. 1994, pps. 763-776.
Silveira et al., “Efficient Reduced-Order Modeling Of Frequency-Dependent Coupling Inductances Associated With 3-D Interconnect Structures”, 32ndACM/IEEE Design Automation Conference, 1995, 5 pgs.
Dartu et al., “A Gate-Delay Model For High-Speed CMOS Circuits”, 31stACM/IEEE Design Automation Conference, 1994, 5 pgs.
McDonald et al., “Computing Logic-Stage Delays Using Circuit Simulation And Symbolic Elmore Analysis”, 38thACM Design Automation Conference, 2001, pps. 283-288.
Sun et al., “Efficient Timing Analysis For CMOS Circuits Considering Data Dependent Delays”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 17, No. 6, Jun. 1998, pps. 546-552.
Dartu et al., “Performance Computation For Precharacterized CMOS Gates With RC Loads”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 15, No. 5, May 1996, pps. 544-553.
Chen et al., “A New Gate Delay Model For Simultaneous Switching And Its Applications”, 38thACM Design Automation Conference, 2001, pps. 289-294.
Arunachalam et al., “CMOS Gate Delay Models For General RLC Loading”, IEEE International Conference On Computer Design, VLSI In Computers And Processors, 1997, 6 pgs.
Yalcin et al, “Fast And Accurate Timing Characterization Using Functional Information”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 20, No. 2, Feb. 2001, pps. 315-331.
Shih et al., “ILLIADS: A Fast Timing And Reliability Simulator For Digital MOS Circuits”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 12, No. 9, Sep. 1993, pps. 1387-1402.
Ngoya et al., “Newton-Raphson Iteration Speed-Up Algorithm For The Solution Of Nonlinear Circuit Equations In General-Purpose CAD Programs”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 16, No. 6, Jun. 1997, pps. 638-644.
Acar et al., “TETA: Transistor-Level Waveform Evaluation For Timing Analysis”, IEEE Transactions On Computer Aided design Of Integrated Circuits And Systems, vol. 21, No. 5, May 2002, pps. 605-616.
Devgan et al., “Adaptively Controlled Explicit Simulation”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 13, No. 6, Jun. 1994, pps. 746-762.
Liu et al., “Ftd: An Exact Frequency To Time Domain Conversion For Reduced Order RLC Interconnect Models”, 35thDesign Automation Conference, 1998, 4 pgs.
Bracken et al., Interconnect Simulation With Asymptotic Waveform Evaluation (AWE), IEEE Transactions On Circuits And Systems-1: Fundamental Theory And Applications, vol. 39, No. 11, Nov. 1992, pps. 869-878.
Odabasioglu et al., “PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm”, IEEE, 1997, 8 pgs.
Alpert et al., “RC Delay Metrics For Performance Optimization”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 20, No. 5, May 2001, pps. 571-582.
Ratzlaff et al., “Modeling The RC-Interconnect Effects In A Hierarchical Timing Analyzer”, IEEE Custom Integrated Circuits Conference, 1992, 4 pgs.
Raghavan et al., “A New Nonlinear Driver Model For Interconnect Analysis”, 28thACM/IEEE Design Automation Conference, 1991, pps. 561-566.
Kashyap et al., “An “Effective” Capacitance Based Delay Metric For RC Interconnect”, IEEE, 2000, pps. 229-234.
Kahng et al., “An Analytical Delay Model For RLC Interconnects”, IEEE Transactions On Computer Aided Design OF Integrated Circuits And Systems, vol. 16, No. 12, Dec. 1997, pps. 1507-1514.
Kam et al., “EDA Challenges Facing Future Microprocessor Design”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 19, No. 12, Dec. 2000, pps. 1498-1506.
Hitchcock et al., “Timing Anaylsis Of Computer Hardware”, IBM J. Res. Develop., vol. 26, No. 1, Jan. 1982, pps. 100-105.
Darringer et al, “EDA In IBM: Past, Present, And Future”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 19, No. 12, Dec. 2000, pps. 1476-1497.
Kobayashi et al., “Delay Abstraction In Combinational Logic Circuits”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 16, No. 10, Oct. 1997, pps. 1205-1212.
Chatzigeorgiou et al., “A Modeling Technique For CMOS Gates”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 18, No. 5, May 1999, pps. 557-575.
Hirata et al., “Proposal Of A Timing Model For CMOS Logic Gates Driving A CRC Π Load”, ACM Conference, 1998, pps. 537-544.
Jen et al., “A Compact And Unified MOS DC Current Model With Highly Continuous Conductances For Low-Voltage IC's”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 17, No. 2, Feb. 1998, pps. 169-172.
Hafed et al., “Delay And Current Estimation In A CMOS Inverter With An RC Load”, IEEE Transactions On Computer Aided Design Of Integrated Circuits And Systems, vol. 20, No. 1, Jan. 2001, pps. 80-89.
Korshak et al., “An Effective Current Source Cell Model For VDSM Delay Calculation”, IEEE, 2001, pps. 296-300.
Keller et al., “A Robust Cell-Level Crosstalk Delay Change Analysis”, ACM/IEEE International Workshop On Timing Issues In The Specification And Synthesis Of Digital Systems, Feb. 2004, 9 pgs.
Rubinstein et al., “Signal Delay In RC Tree Networks”, IEEE Transactions On CAD, vol. 2, No. 3, 1983, pps. 202-211.
Cormen et al., “Introduction To Algorithms”, McGraw-Hill, Inc., 1990, pps. 762-765.
Press et al., “Numerical Recipes In C: The Art Of Scientific Computing”, Cambridge Un
Dinh Paul
Merkel Lawrence J.
Meyertons Hood Kivlin Kowert & Goetzel P.C.
Nascentric, Inc.
LandOfFree
Apparatus and methods for interconnect characterization in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methods for interconnect characterization in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methods for interconnect characterization in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3534951