Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Reexamination Certificate
2007-09-11
2007-09-11
Lane, Jack A. (Department: 2185)
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
C711S005000, C711S154000, C709S214000, C709S216000, C709S217000, C709S220000, C709S226000, C709S232000, C709S233000, C709S251000
Reexamination Certificate
active
10434001
ABSTRACT:
A scheduler to manage the reading activity of a plurality of read hubs is described. Each read hub is capable of reading a piece of a packet from a different memory bank within a same cycle of operation so that pieces of different packets can be read from the memory banks within the same cycle of operation. The scheduler: 1) defines each read hub as an active read hub or inactive read hub, wherein an active read hub is engaged to read at least one packet from the memory banks and an inactive read hub is not so engaged; 2) defines each active read hub as a low speed mode read hub or a high speed mode read hub, wherein, a first packet read by a high speed mode read hub is read from the memory banks at a faster rate than a second packet read by a low speed mode read hub; and, 3) dynamically changes the number of active read hubs, the number of low speed mode read hubs and the number of high speed mode read hubs in light of traffic conditions.
REFERENCES:
patent: 4839866 (1989-06-01), Ward et al.
patent: 5564698 (1996-10-01), Honey et al.
patent: 5597161 (1997-01-01), Bellehumeur et al.
patent: 5695420 (1997-12-01), Bellehumeur
patent: 5707308 (1998-01-01), Liu
patent: 5718648 (1998-02-01), La Savio
patent: 5733213 (1998-03-01), Colarusso
patent: D394483 (1998-05-01), Dusablon et al.
patent: D396255 (1998-07-01), Kotler
patent: D401649 (1998-11-01), Bellehumeur
patent: 6272569 (2001-08-01), Nordling
patent: 2004/0039867 (2004-02-01), Apfeldorfer et al.
patent: 2005/0146950 (2005-07-01), Fukushima
Colloff Ian
Reeve Rick
Schober Richard L.
Avago Technologies General IP ( Singapore) Pte. Ltd.
Lane Jack A.
LandOfFree
Apparatus and methodology for an input port scheduler does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and methodology for an input port scheduler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and methodology for an input port scheduler will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3761184