Computer-aided design and analysis of circuits and semiconductor – Nanotechnology related integrated circuit design
Reexamination Certificate
1998-08-06
2001-08-14
Smith, Matthew (Department: 2825)
Computer-aided design and analysis of circuits and semiconductor
Nanotechnology related integrated circuit design
C716S030000, C716S030000, C716S030000
Reexamination Certificate
active
06275968
ABSTRACT:
BACKGROUND OF THE INVENTION
1. Technical Field
This invention generally relates to semiconductor devices, and more specifically relates to power conservation in semiconductor devices.
2. Background Art
The proliferation of electronics in our modern world is in large part due to integrated circuit semiconductor devices. Integrated semiconductor devices are designed and used in almost every electronic device today. In many applications power consumption is a critical issue for several reasons. For example, in portable devices such as wireless telephones, battery life and battery size is a primary design concern. Consumers want the portable electronic device to run as long as possible using a single battery charge and also want the device, including the battery to be as small and portable as possible. Thus, it is strongly desirable to be able to decrease power consumption of the device such that battery life can be extended and/or the size of the battery decreased.
In other applications power consumption is critical because it is directly related to the amount of heat generated by a device. A semiconductor device that consumes more power will generate more heat. In applications where heat sensitivity is a critical factor, reducing the power consumption reduces the heat generated by the device.
One factor that leads to excessive power consumption is unnecessary node toggling. In CMOS circuits, the power consumed is directly proportional to the size of the capacitive load being switched, and to the frequency with which it is being switched. In a typical random logic network, a given logic circuit output might switch many times in a single clock cycle before settling down on its final value. This phenomenon is due to the fact that in a multi-input circuit, input signals can arrive at different times due to different path delays and load conditions. Each time an input signal arrives, it can cause a switch on the output, causing unnecessary multiple switches each cycle that increase active power yet have no redemptive value since they have no effect on the final logic state.
Turning now to
FIGS. 9-10
, an exemplary logic gate
900
is illustrated in
FIG. 9
, and a timing chart
910
for the logic gate
900
is illustrated in FIG.
10
. The logic gate
900
comprises an AND-OR-INVERTOR logic gate, but the problem is equally applicable to any type of logic circuit. The timing chart
910
illustrates how the unnecessary toggling can occur as a result of different inputs arriving at different times during a clock cycle. At the beginning of the clock cycle, at time T
1
, the logic circuit starts out with a low output. Partially into the clock cycle, at time T
2
, the input B change arrives. This change is propagated through the logic gate
900
, and causes the output of the logic gate to toggle. At time T
3
, input A change arrives, causing the output to toggle a second time. Finally, at time T
4
, the input C changes, resulting in a third and final toggle. Thus, the output of the logic gate experienced two unnecessary toggles at times T
2
and T
3
before finally stabilizing at the final output at time T
4
. These unnecessary toggles, generally called glitches, consume power as they charge and discharge any capacitance connected to the out, without producing useful work.
Therefore, there exists a need to provide reduced power consumption by reducing unnecessary node toggling in semiconductor devices.
DISCLOSURE OF INVENTION
According to the present invention, a device and method for reducing power consumption by reducing unneeded node toggling is provided. The preferred embodiment reduces unneeded node toggling in a circuit by holding portions of the logic circuit at their previous values until all the inputs to the logic circuit have stabilized to their final value. This results in a reduction of the number of unnecessary node toggling that occurs each cycle, reducing power. The present invention also provides a method for designing circuits that efficiently uses the node toggling reduction devices of the present invention.
The foregoing and other features and advantages of the invention will be apparent from the following more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.
REFERENCES:
patent: 4569032 (1986-02-01), Lee
patent: 5123107 (1992-06-01), Mensch, Jr.
patent: 5422585 (1995-06-01), Chiangi et al.
patent: 5557620 (1996-09-01), Miller, Jr. et al.
patent: 5670899 (1997-09-01), Kohdaka
patent: 5682320 (1997-10-01), Khouja et al.
patent: 5696694 (1997-12-01), Khouja et al.
patent: 6038381 (2000-03-01), Munch et al.
patent: 6148434 (2000-11-01), Nozuyama
patent: 6173435 (2001-01-01), Dupenloup
Lang et al. (“Individual flip-flops with gated clocks for low power datapaths”, IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, vol. 44, No. 6, Jun. 1997, pp. 507-516).*
Monteiro et al. (“Finite state machine decomposition for low power”, 1998 Proceedings of Design Automation Conference, Jun. 15, 1998, pp. 758-763).*
Nogawa et al. (“A data-transition look-ahead DFF circuit for statistical reduction in power consumption”, IEEE Journal of Solid-State Circuits, Jun. 13, 1997, vol. 33, No. 5, pp. 702-706).*
Moneiro et al. (“Sequential logic optimization for low power using input-disabling precomputation architectures”, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 17, No. 3, Mar. 1998, pp. 279-284).*
Oh et al. (“Power reduction in microprocessor chips by gated clock routing”, 1998 Proceedings of the ASP-DAC '98, Asian and South Pacific Design Automation Conference, Feb. 10, 1998, pp. 313-318).*
Surti et al. (“Low power FSM design using Huffman-style encoding”, Proceedings of European Design and Test Conference, 1997, ED&TC '97, Mar. 1997, pp. 521-525).*
Monteiro et al. (“Optimization of combinational and sequential logic circuits for low power using precomputation”, Proceedings of Sixteenth Conference on Advanced Research in VLSI, 1995, Mar. 27, 1995, pp. 430-444).*
Richard Goering, New Tool Makes Power Consumption Top Concern, Electronic Engineering Times, Apr. 1, 1996, p. 1.
G. Holt and A. Tyagi, Minimizing Interconnect Energy Through Integrated Low-Power Placement and Combinational Logic Synthesis, Proceedings of the International Symposium on Physical Design 1997. ACM, New York, pp. 48-53.
Dean Alvar A.
Goodnow Kenneth J.
Ventrone Sebastian T.
International Business Machines - Corporation
Kik Phallaka
Schmeiser Olsen & Watts
Shkurko Eugene I.
Smith Matthew
LandOfFree
Apparatus and method to reduce node toggling in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method to reduce node toggling in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method to reduce node toggling in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2446171