Electrical computers and digital processing systems: memory – Storage accessing and control – Shared memory area
Patent
1996-05-31
1999-01-12
Chan, Eddie P.
Electrical computers and digital processing systems: memory
Storage accessing and control
Shared memory area
395859, 395860, 711117, 711158, G06F 1208
Patent
active
058601171
ABSTRACT:
A central processing unit of a computer includes an external cache controller and a primary memory controller. The external cache controller generates a primary memory read request and a primary memory write request in response to an external cache miss. The primary memory controller includes an address queue, an eviction buffer, and an eviction buffer logic circuit. The eviction buffer logic circuit selectively stores the primary memory write request in the eviction buffer and stores the primary memory read request in the address queue. When subsequent primary memory read requests are received at the primary memory controller, the eviction buffer logic circuit routes them to the address queue. The primary memory write request in the eviction buffer is passed to the address queue when the eviction buffer logic circuit identifies an empty queue, meaning there are no pending primary memory write requests. The data in the eviction buffer is also sent to the address queue when a new primary memory write request is received at the eviction buffer logic circuit.
REFERENCES:
patent: 5404483 (1995-04-01), Stamm et al.
patent: 5434993 (1995-07-01), Liencres et al.
patent: 5553270 (1996-09-01), Rosenbluth
patent: 5566317 (1996-10-01), Treiber et al.
patent: 5649157 (1997-07-01), Williams
Chan Eddie P.
Galliani William S.
Nguyen Hiep T.
Sun Microsystems Inc.
LandOfFree
Apparatus and method to improve primary memory latencies using a does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method to improve primary memory latencies using a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method to improve primary memory latencies using a will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1525237