Electrical computers and digital processing systems: memory – Storage accessing and control
Patent
1996-05-31
1998-10-27
An, Meng-Ai T.
Electrical computers and digital processing systems: memory
Storage accessing and control
711117, 711118, 711119, 711120, 711121, 711122, 711131, 711138, 711167, G06F 1300
Patent
active
058290109
ABSTRACT:
Primary memory access times are improved through an efficient technique of aborting and restarting primary memory accesses. A central processing unit of a computer includes an external cache controller to selectively generate an external cache free signal and an external cache busy signal. The central processing unit also includes a primary memory controller with an abort buffer. The primary memory controller includes circuitry to abort a primary memory access in response to the external cache busy signal. The data segment retrieved prior to aborting the primary memory access is stored in the abort buffer. The primary memory controller restarts the primary memory access in response to the external cache free signal. The restarting operation results in the data segment being passed to the external cache controller. Thereafter, the remaining data associated with the primary memory access is retrieved and sent to the external cache controller.
REFERENCES:
patent: 3705388 (1972-12-01), Nishimoto
patent: 4370710 (1983-01-01), Kroft
patent: 4583163 (1986-04-01), Kobayashi et al.
patent: 4755933 (1988-07-01), Teshima et al.
patent: 4853846 (1989-08-01), Johnson et al.
patent: 5023776 (1991-06-01), Gregor
patent: 5113515 (1992-05-01), Fite et al.
patent: 5276848 (1994-01-01), Gallagher et al.
patent: 5377341 (1994-12-01), Kaneko et al.
patent: 5392441 (1995-02-01), Brasher et al.
patent: 5420991 (1995-05-01), Konigsfeld et al.
patent: 5454093 (1995-09-01), Abdulhafiz et al.
patent: 5455925 (1995-10-01), Kitahara et al.
patent: 5488709 (1996-01-01), Chan
patent: 5584012 (1996-12-01), Kojima et al.
patent: 5606684 (1997-02-01), Nakano et al.
patent: 5623622 (1997-04-01), Yuki et al.
patent: 5623628 (1997-04-01), Brayton
patent: 5664223 (1997-09-01), Bender et al.
patent: 5724533 (1998-03-01), Kuslak et al.
An Meng-Ai T.
Darke Valerie
Galliani William S.
Sun Microsystems Inc.
LandOfFree
Apparatus and method to efficiently abort and restart a primary does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method to efficiently abort and restart a primary , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method to efficiently abort and restart a primary will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1622970