Electrical computers and digital data processing systems: input/ – Input/output data processing – Peripheral monitoring
Reexamination Certificate
2005-05-03
2005-05-03
Peyton, Tammara (Department: 2182)
Electrical computers and digital data processing systems: input/
Input/output data processing
Peripheral monitoring
C710S029000, C710S030000, C710S038000, C710S058000, C710S100000, C710S105000, C710S107000, C710S120000, C370S455000
Reexamination Certificate
active
06889265
ABSTRACT:
An apparatus and method for making changes to an active schedule being processed by a host controller is disclosed. The apparatus and method includes examining a transaction descriptor, determining a current state for a transaction based on the transaction descriptor, and preventing the transaction from starting if the current state indicates the transaction has not already started.
REFERENCES:
patent: 4819229 (1989-04-01), Pritty et al.
patent: 5291614 (1994-03-01), Baker et al.
patent: 5594882 (1997-01-01), Bell
patent: 5617418 (1997-04-01), Shirani et al.
patent: 5694555 (1997-12-01), Morriss et al.
patent: 5708794 (1998-01-01), Parks et al.
patent: 5742847 (1998-04-01), Knoll et al.
patent: 5819111 (1998-10-01), Davies et al.
patent: 5838991 (1998-11-01), Shipman
patent: 5870567 (1999-02-01), Hausauer et al.
patent: 5890015 (1999-03-01), Garney et al.
patent: 6034950 (2000-03-01), Sauer et al.
patent: 6067591 (2000-05-01), Howard et al.
patent: 6145039 (2000-11-01), Ajanovic et al.
patent: 6205501 (2001-03-01), Brief et al.
patent: 6272499 (2001-08-01), Wooten
patent: 6389029 (2002-05-01), McAlear
patent: 6483839 (2002-11-01), Gemar et al.
patent: 6701399 (2004-03-01), Brown
patent: 20030005182 (2003-01-01), Leete et al.
patent: 09044443 (1997-02-01), None
patent: WO 0049507 (2000-08-01), None
patent: WO 0108018 (2001-02-01), None
Searched Report for PCT/US 02/01556 mailed Aug. 29, 2002, 1 page.
IEEE Standard for a High Performance Serial Bus; IEEE Std 1394-1995; Aug. 30, 1996; cover pages, pp. 19-47.
U.S. Appl. No. 09/361,677, filed Jul. 27, 1999, John I. Garney et al., noticed.
U.S. Appl. No. 09/362,991, filed Jul. 27, 1999, John I. Garney et al., noticed.
U.S. Appl. No. 09/461,625, filed Dec. 14, 1999, John I. Garney, et al., noticed.
U.S. Appl. No. 09/473,914, filed Dec. 28, 1999, John I. Garney, et al., noticed.
Enhanced Host Controller Interface Specification for Universal Serial Bus dated Nov. 10, 2000, Revision: 0.95; cover pp. —iv and pp. 1-130.
Enhanced Host Controller Interface Specification for Universal Serial Bus dated May 30, 2001, Revision 0.96 rc2, cover pp. —iv and pp. 1-142.
Garney John I.
Leete Brian A.
Blakely , Sokoloff, Taylor & Zafman LLP
Intel Corporation
Peyton Tammara
LandOfFree
Apparatus and method to allow and synchronize schedule... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method to allow and synchronize schedule..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method to allow and synchronize schedule... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3462657