Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1997-09-05
2000-09-12
Bocure, Tesfaldet
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375377, H04L 700
Patent
active
061188352
ABSTRACT:
An apparatus and method employs a First In, First Out (FIFO) buffer to separate a first logic block operating at a first rate, such as 33.75 MHz, from a second logic block operating at a second rate, such as 27 MHz, which is lower than the first rate. The dual port FIFO operates with asynchronous Read and Write ports, and the Write port controls the input of data from the first logic block at the first rate to the FIFO. The FIFO provides a value indicating that the FIFO is full. Enablement of the Read port is based upon the presence of data in the FIFO and a synchronization signal for the data. Once enabled, the data is transferred from the FIFO to the second logic block at the second rate. A flag value of the FIFO is set when the FIFO buffer is full, and is used by the first logic block to interrupt data transfer into the FIFO at the first rate to allow data provided at the FIFO output at the second rate to empty the FIFO buffer.
REFERENCES:
patent: 5229852 (1993-07-01), Maietta et al.
patent: 5229855 (1993-07-01), Sainn
patent: 5268750 (1993-12-01), Stec et al.
patent: 5528301 (1996-06-01), Hau et al.
patent: 5557302 (1996-09-01), Levinthal et al.
patent: 5606612 (1997-02-01), Griffin et al.
patent: 5623512 (1997-04-01), Sasaki
patent: 5668841 (1997-09-01), Haskell et al.
patent: 5850572 (1998-12-01), Dierke
Barakat Edmond H.
Botzas Anthony
Bocure Tesfaldet
Lucent Technologies - Inc.
LandOfFree
Apparatus and method of synchronizing two logic blocks operating does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of synchronizing two logic blocks operating, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of synchronizing two logic blocks operating will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-102931