Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1998-05-13
2000-02-01
Peikari, B. James
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711141, 711143, 711145, G06F 1130, G06F 1212
Patent
active
060214740
ABSTRACT:
The present invention provides a method and apparatus for providing memory coherency among an L1 and an L2 cache memory devices and a main memory device. In an embodiment of the invention, a memory controller generates an address snoop for locating modified copies of a data residing in the main memory. As a result of the snoop, the memory controller is notified as to whether a modified copy of the data is in the cache memory devices. If both cache memory devices have a modified copy of the data, the modified copy in the L2 cache will not be allowed to be transferred since modified copies of data in the L1 cache memory are considered to always be the most recent copies of the data. Thus, if the L1 cache memory is unable to transfer the data, The memory controller will continue to snoop the address until the L1 cache memory transfers the data. If, however, there is only one copy of the modified data and it resides in the L2 cache memory device, the copy will be allowed to be transferred to the memory controller.
REFERENCES:
patent: 4959777 (1990-09-01), Holman, Jr.
patent: 5091846 (1992-02-01), Sachs et al.
patent: 5155828 (1992-10-01), La Fetra et al.
patent: 5155832 (1992-10-01), Hunt
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5249782 (1993-10-01), Ide et al.
patent: 5319766 (1994-06-01), Thaller et al.
patent: 5327547 (1994-07-01), Stiles et al.
patent: 5335335 (1994-08-01), Jackson et al.
patent: 5341487 (1994-08-01), Derwin et al.
patent: 5345576 (1994-09-01), Lee et al.
patent: 5355467 (1994-10-01), MacWilliams et al.
patent: 5359723 (1994-10-01), Mathews et al.
patent: 5398325 (1995-03-01), Chang et al.
patent: 5404473 (1995-04-01), Papworth et al.
patent: 5440707 (1995-08-01), Hayes et al.
patent: 5479630 (1995-12-01), Killian
patent: 5506971 (1996-04-01), Gullette et al.
patent: 5553265 (1996-09-01), Abato et al.
patent: 5561779 (1996-10-01), Jackson et al.
patent: 5671391 (1997-09-01), Knotts
patent: 5717898 (1998-02-01), Kagan et al.
patent: 5761725 (1998-06-01), Zeller et al.
patent: 5802577 (1998-09-01), Bhat et al.
patent: 5813035 (1998-09-01), McCoy et al.
patent: 5875469 (1999-02-01), Milling
Emile Volel
International Business Machines - Corporation
Peikari B. James
LandOfFree
Apparatus and method of snooping processors and look-aside cache does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of snooping processors and look-aside cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of snooping processors and look-aside cache will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-946158