Apparatus and method of page program operation for memory...

Details Apparatus and method of page program operation for memory... Apparatus and method of page program operation for memory...

2011-03-15

2011-03-15

Kim, Matt (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S118000, C711S154000, C711SE12008, C710S052000

Reexamination Certificate

active

07908429

ABSTRACT:
An apparatus and method of page program operation is provided. When performing a page program operation with a selected memory device, a memory controller loads the data into the page buffer of one selected memory device and also into the page buffer of another selected memory device in order to store a back-up copy of the data. In the event that the data is not successfully programmed into the memory cells of the one selected memory device, then the memory controller recovers the data from the page buffer of the other memory device. Since a copy of the data is stored in the page buffer of the other memory device, the memory controller does not need to locally store the data in its data storage elements.

REFERENCES:
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4796231 (1989-01-01), Pinkham
patent: 4899316 (1990-02-01), Nagami
patent: 5038299 (1991-08-01), Maeda
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5136292 (1992-08-01), Ishida
patent: 5175819 (1992-12-01), Le Ngoc et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5249270 (1993-09-01), Stewart et al.
patent: 5280539 (1994-01-01), Yeom et al.
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5440694 (1995-08-01), Nakajima
patent: 5452259 (1995-09-01), McLaury
patent: 5473563 (1995-12-01), Suh et al.
patent: 5473566 (1995-12-01), Rao
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5596724 (1997-01-01), Mullins et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5636342 (1997-06-01), Jeffries
patent: 5671178 (1997-09-01), Park et al.
patent: 5721840 (1998-02-01), Soga
patent: 5729683 (1998-03-01), Le et al.
patent: 5740379 (1998-04-01), Hartwig
patent: 5761146 (1998-06-01), Yoo et al.
patent: 5771199 (1998-06-01), Lee
patent: 5802006 (1998-09-01), Ohta
patent: 5818785 (1998-10-01), Ohshima
patent: 5828899 (1998-10-01), Richard et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5859809 (1999-01-01), Kim
patent: 5872994 (1999-02-01), Akiyama et al.
patent: 5937425 (1999-08-01), Ban
patent: 5941974 (1999-08-01), Babin
patent: 5959930 (1999-09-01), Sakurai
patent: 5995417 (1999-11-01), Chen et al.
patent: 6002638 (1999-12-01), John
patent: 6085290 (2000-07-01), Smith et al.
patent: 6091660 (2000-07-01), Sasaki et al.
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148364 (2000-11-01), Srinivasan et al.
patent: 6178135 (2001-01-01), Kang
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6304921 (2001-10-01), Rooke
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6438064 (2002-08-01), Ooishi
patent: 6442098 (2002-08-01), Kengeri
patent: 6453365 (2002-09-01), Habot
patent: 6456528 (2002-09-01), Chen
patent: 6535948 (2003-03-01), Wheeler et al.
patent: 6584303 (2003-06-01), Kingswood et al.
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6611466 (2003-08-01), Lee et al.
patent: 6658582 (2003-12-01), Han
patent: 6680904 (2004-01-01), Kaplan et al.
patent: 6697936 (2004-02-01), Johnson
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6717847 (2004-04-01), Chen
patent: 6732221 (2004-05-01), Ban
patent: 6754807 (2004-06-01), Parthasarathy et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6788609 (2004-09-01), Yamagami et al.
patent: 6799235 (2004-09-01), Bormann et al.
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6807106 (2004-10-01), Gonzales et al.
patent: 6816933 (2004-11-01), Andreas
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6853557 (2005-02-01), Haba et al.
patent: 6853573 (2005-02-01), Kim et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 6967874 (2005-11-01), Hosono
patent: 6996644 (2006-02-01), Schock et al.
patent: 7073022 (2006-07-01), El-Batal et al.
patent: 7111140 (2006-09-01), Estakhri et al.
patent: 7123541 (2006-10-01), Bell et al.
patent: 7165153 (2007-01-01), Vogl
patent: 7190617 (2007-03-01), Harari et al.
patent: 7774537 (2010-08-01), Pyeon et al.
patent: 2002/0124129 (2002-09-01), Ziberman
patent: 2002/0161941 (2002-10-01), Chue et al.
patent: 2004/0001380 (2004-01-01), Becca et al.
patent: 2004/0019736 (2004-01-01), Kim et al.
patent: 2004/0024960 (2004-02-01), King et al.
patent: 2004/0039854 (2004-02-01), Estakhri et al.
patent: 2004/0199721 (2004-10-01), Chen
patent: 2004/0230738 (2004-11-01), Lim et al.
patent: 2004/0230743 (2004-11-01), Ware et al.
patent: 2005/0160218 (2005-07-01), See et al.
patent: 2005/0213421 (2005-09-01), Polizzi et al.
patent: 2005/0286298 (2005-12-01), Hyvonen et al.
patent: 2006/0050594 (2006-03-01), Park
patent: 2006/0198202 (2006-09-01), Erez
patent: 2006/0224789 (2006-10-01), Cho et al.
patent: 2006/0271605 (2006-11-01), Petruzzo
patent: 2007/0083701 (2007-04-01), Kapil
patent: 2007/0177436 (2007-08-01), Davis et al.
patent: 2008/0205168 (2008-08-01), Pyeon et al.
patent: 0952525 (1999-10-01), None
patent: WO 01/69411 (2001-09-01), None
patent: PCT/CA2007/001428 (2007-12-01), None
patent: PCT/CA2008/000250 (2008-06-01), None
patent: PCT/CA2008/000219 (2008-08-01), None
Cho, T. et al., “A Dual Mode NAND Flash Memory: 1-Gb Multilevel and HighPerformance 512-Mb Single-Level Modes”, IEEE Journal of Solid-State Circuits, vol. 36, No. 11, Nov. 2001, pp. 1700-1706.
64 Megabit CMOS 3.0 Volt Flash Memory with 50MHz SPI. Spansion, pp. 1-22 (2006).
M-Systems Flash Disk Pioneers Ltd., “DiskOnChip H1 4Gb (512MByte) and 8Gb (1 GByte) High Capacity Flash Disk with NAND and x2 Technology”, Data Sheet, Rev. 0.5 (Preliminary), pp. 1-66,2005.
Tal, A., “Guidelines for Integrating DiskOnChip in a Host System”, AP-DOC-1004, Rev. 1.0, M-Systems Flash Pioneers Ltd., pp. 1-15,2004.
Samsung Electronics Co. Ltd, OneNAND4G(KFW4G16Q2M-DEB6), OneNAND2G(KFH2G16Q2M-DEB6), OneNAND1G(KFW1G16Q2M-DEB6) Flash Memory, OneNANDTM Specification Ver. 1.2, pp. 1-125, Dec. 23, 2005.
Kennedy, J., et al., “A 2Gb/s Point-to-Point Heterogeneous Voltage Capable DRAM Interface for Capacity-Scalable Memory Subsystems”, ISSCC 2004/Session 1IDRAM/11.8, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004, vol. 1, pp. 214-523.
Kim, Jae-Kwan, et al., “A 3.6Gb/s/pin Simultaneous Bidirectional (SBD) 110 Interface for High-Speed DRAM”, ISSCC 2004/Session 22/DSL and Multi-Gb/s 110 22.7, IEEE International Solid-State Circuits Conference Feb. 15-19, 2004, vol. 1, pp. 414-415.
“HyperTransport TM 1/0 Link Specification”, Revision 2.00, Document No. HTC20031217-0036-00, Hypertransport Technology Consortium, pp. 1-325,2001.
“IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RamLink)”, IEEE Std. 1596.4-1996, The Institute of Electrical Electronics Engineers, Inc., pp. i-91, (Mar. 1996).
Oshima, et al., “High-Speed Memory Architectures for Multimedia Applications”, Circuits & Devices, IEEE 8755-3996/97, pp. 8-13, Jan. 1997.
Gjessing, S., et al., “Ram Link: A High-Bandwidth Point-to-Point Memory Architecture”, Proceedings CompCom 1992, IEEE 0-8186-2655-0/92, pp. 328-331, Feb. 24-28, 1992.
Gjessing, S., et al., “Performance of the Ram Link Memory Architecture”, Proceedings of the Twenty-Seventh Annual Hawaii International Conference on System Sciences, IEEE 1060-3425/94, pp. 154-162, Jan. 1994.
Gjessing. S., et al., “A RAM Link for High Speed”, Special ReportIMemory, IEEE Spectrum, pp. 52-53, Oct. 1992.
Diamond, S.L., “SyncLink: High: High-speed DRAM for the Future”, Micro Standards, IEEE Micro, pp. 74-75, Dec. 1996.
Samsung Electronics, “DDR2 Fully Buffered DIMM 240pin FBDIMMS based on 512Mb C-die” Rev. 1.3, Sep. 2006, pp. 1-32, Sep. 2006.
“HyperTransport TM 1/0 Link Specification”, Revision 3.00, Document No. HTC20051222-0046-0008, Hypertransport Technology Consortium, pp. 1-428

Affiliated with

Also associated with

Rating

Apparatus and method of page program operation for memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method of page program operation for memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of page program operation for memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2640322