Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1998-02-17
2000-01-25
Thai, Tuan V.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
711 3, 711118, 711123, 711144, 711146, 711154, 711155, 711210, G06F 1200, G06F 1300
Patent
active
060187913
ABSTRACT:
A multi-processor computer system with clustered processing units uses a cache coherency protocol having a "recent" coherency state to indicate that a particular cache block containing a valid copy of a value (instruction or data) was the most recently accessed block out of a group of cache blocks in different caches (but at the same cache level) that share valid copies of the value. The "recent" state can advantageously be used to implement optimized memory operations such as intervention, by sourcing the value from the cache block in the "recent" state, as opposed to sourcing the value from system memory (RAM), which would be a slower operation. In an exemplary implementation, the hierarchy has two cache levels supporting a given processing unit cluster; the "recent" state can be applied to a plurality of caches at the first level (each associated with a different processing unit cluster), and the "recent" state can further be applied to one of the caches at the second level.
REFERENCES:
patent: 4141067 (1979-02-01), McLagan
patent: 4695951 (1987-09-01), Hooker et al.
patent: 5317716 (1994-05-01), Liu
patent: 5671391 (1997-09-01), Knott
patent: 5781757 (1998-07-01), Deshpande
patent: 5829040 (1998-10-01), Son
patent: 5832534 (1998-11-01), Singh et al.
patent: 5845327 (1998-12-01), Rickard et al.
Arimilli Ravi Kumar
Dodson John Steven
Lewis Jerry Don
Dillon Andrew J.
Emile Volel
International Business Machines - Corporation
Musgrove Jack V.
Thai Tuan V.
LandOfFree
Apparatus and method of maintaining cache coherency in a multi-p does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of maintaining cache coherency in a multi-p, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of maintaining cache coherency in a multi-p will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2323919