Electrical computers and digital data processing systems: input/ – Intrasystem connection – Bus access regulation
Reexamination Certificate
2006-01-24
2006-01-24
Dang, Khanh (Department: 2111)
Electrical computers and digital data processing systems: input/
Intrasystem connection
Bus access regulation
C710S119000, C710S122000, C710S300000, C710S301000
Reexamination Certificate
active
06990539
ABSTRACT:
An apparatus for implementing bus request routing to allow functionality with 2 way or 4 way processors, includes a bus configured to provide bus request routing; and a bus request route switching stage coupled to the bus and configured to select a first route configuration if two processors are coupled to the bus. The switching stage is also configured to select a second route configuration if more that two processors are coupled to the bus. The switching stage determines if two or more processors are coupled to the bus. A logic block may be used to determine the required configuration based on the detected processor population. A method of changing bus request routing to allow functionality with 2 way or 4 way processors, includes: detecting if a dual processor arrangement or a multi-processor arrangement is coupled to a bus; and selecting a first route configuration if a dual processor arrangement is coupled to the bus and selecting a second route configuration if a multi-processor arrangement is coupled to the bus.
REFERENCES:
patent: 5134713 (1992-07-01), Miller et al.
patent: 5918023 (1999-06-01), Reeves et al.
patent: 6041373 (2000-03-01), Pham
patent: 6370657 (2002-04-01), Jansen et al.
patent: 6470284 (2002-10-01), Oh et al.
patent: 2001/0004548 (2001-06-01), French
“Pentium III Xeon Processor at 500 and 550 MHz”, Intel Corporation, Feb. 2000. pp. 88-89. Order No. 245095-002.
Intel Xeon Processor MP, Mar. 2002, pp. 1-116. Retrieved from the internet http://developer.intel.com/design/xeon/datashts/29074001.pdf.
Intel Xeon Processor with 512KB L2 Cache, Jan. 2002, pp. 1-118. Retrieved from the internet http://developer.intel.com/design/xeon/datashts/29864201.pdf.
Arnold Peter M.
La Fetra Ross V.
Cleary Thomas J.
Dang Khanh
LandOfFree
Apparatus and method of implementing BREQ routing to allow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of implementing BREQ routing to allow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of implementing BREQ routing to allow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3592624