Pulse or digital communications – Synchronizers – Phase displacement – slip or jitter correction
Patent
1996-12-31
2000-05-16
Chin, Stephen
Pulse or digital communications
Synchronizers
Phase displacement, slip or jitter correction
375226, 370516, H04L 700
Patent
active
06064706&
ABSTRACT:
A digital desynchronizer (10) includes an elastic store unit (12) that receives a synchronously mapped asynchronous data signal (14) and outputs asynchronous output data over an asynchronous output data signal (20) in response to an output clock signal (22). The output clock signal (22) is generated by a digitally controlled oscillator (24). The digitally controlled oscillator (24) receives a speed up signal (28) and a slow down signal (30) from a jitter accumulator (26) in order to adjust the clock rate of the output clock signal (22). The jitter accumulator (26) compares retimed read address information (32) to write address information (34) from the elastic store unit (12), subtracts an initial bias, adds the result to any previous sum, and compares this final result to programmable threshold levels in order to determine whether or not to assert the speed up signal (28) or the slow down signal (30). The clock rate of the output clock signal (22) is adjusted by a speed up factor, a slow down factor, or a nominal factor in response to the comparison of the read address information (32) and the write address information (34). The jitter accumulator (26) has programmable thresholds comprised of a lower threshold signal (72) and an upper threshold signal (76) to establish the rate of integration of the incoming jitter or wander. The asynchronous output data thus has a programmable logarithmically integrated frequency response.
REFERENCES:
patent: 4347620 (1982-08-01), Black et al.
patent: 4434498 (1984-02-01), Mathieu
patent: 4716575 (1987-12-01), Douros et al.
patent: 4791652 (1988-12-01), McEachern et al.
patent: 4811340 (1989-03-01), McEachern et al.
patent: 5052025 (1991-09-01), Duff et al.
patent: 5119406 (1992-06-01), Kramer
patent: 5131013 (1992-07-01), Choi
patent: 5200982 (1993-04-01), Weeber
patent: 5245636 (1993-09-01), Sari et al.
patent: 5268935 (1993-12-01), Mediavilla et al.
patent: 5268936 (1993-12-01), Bernardy
patent: 5274681 (1993-12-01), Yamada et al.
patent: 5289507 (1994-02-01), Upp
patent: 5297180 (1994-03-01), Upp et al.
patent: 5311511 (1994-05-01), Reilly et al.
patent: 5337315 (1994-08-01), Ehrlich
patent: 5337334 (1994-08-01), Molloy
patent: 5339338 (1994-08-01), Elliott
patent: 5343476 (1994-08-01), Urbansky
patent: 5357514 (1994-10-01), Yoshida
patent: 5367545 (1994-11-01), Yamashita et al.
patent: 5402452 (1995-03-01), Powell et al.
patent: 5457717 (1995-10-01), Bellamy
patent: 5621775 (1997-04-01), Etienne
patent: 5761203 (1998-06-01), Morales
patent: 5781597 (1998-07-01), Owen, III et al.
patent: 5793824 (1998-08-01), Burch et al.
Bellamy John C.
Cantwell Robert W.
Driskill Raymond K.
Hanlon Michael J.
Alcatel USA, Inc.
Chin Stephen
Gluck Jeffrey W.
LandOfFree
Apparatus and method of desynchronizing synchronously mapped asy does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method of desynchronizing synchronously mapped asy, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method of desynchronizing synchronously mapped asy will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-265376