Apparatus and method for using a page buffer of a memory...

Details Apparatus and method for using a page buffer of a memory... Apparatus and method for using a page buffer of a memory...

2008-02-12

2011-10-25

Dudek, Jr., Edward J (Department: 2186)

Electrical computers and digital processing systems: memory

Storage accessing and control

Specific memory composition

C711S118000, C711S154000, C711SE12002, C710S052000

Reexamination Certificate

active

08046527

ABSTRACT:
An apparatus and method are provided for using a page buffer of a memory device as a temporary cache for data. A memory controller writes data to the page buffer and later reads out the data without programming the data into the memory cells of the memory device. This allows the memory controller to use the page buffer as temporary cache so that the data does not have to occupy space within the memory controller's local data storage elements. Therefore, the memory controller can use the space in its own storage elements for other operations.

REFERENCES:
patent: 4174536 (1979-11-01), Misunas et al.
patent: 4733376 (1988-03-01), Ogawa
patent: 4796231 (1989-01-01), Pinkham
patent: 4899316 (1990-02-01), Nagami
patent: 5038299 (1991-08-01), Maeda
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5136292 (1992-08-01), Ishida
patent: 5175819 (1992-12-01), Le Ngoc et al.
patent: 5243703 (1993-09-01), Farmwald et al.
patent: 5249270 (1993-09-01), Stewart et al.
patent: 5280539 (1994-01-01), Yeom et al.
patent: 5365484 (1994-11-01), Cleveland et al.
patent: 5404460 (1995-04-01), Thomsen et al.
patent: 5440694 (1995-08-01), Nakajima
patent: 5452259 (1995-09-01), McLaury
patent: 5473563 (1995-12-01), Suh et al.
patent: 5473566 (1995-12-01), Rao
patent: 5473577 (1995-12-01), Miyake et al.
patent: 5596724 (1997-01-01), Mullins et al.
patent: 5602780 (1997-02-01), Diem et al.
patent: 5636342 (1997-06-01), Jeffries
patent: 5671178 (1997-09-01), Park et al.
patent: 5721840 (1998-02-01), Soga
patent: 5729683 (1998-03-01), Le et al.
patent: 5740379 (1998-04-01), Hartwig
patent: 5761146 (1998-06-01), Yoo et al.
patent: 5771199 (1998-06-01), Lee
patent: 5802006 (1998-09-01), Ohta
patent: 5818785 (1998-10-01), Ohshima
patent: 5828899 (1998-10-01), Richard et al.
patent: 5835935 (1998-11-01), Estakhri et al.
patent: 5859809 (1999-01-01), Kim
patent: 5860080 (1999-01-01), James et al.
patent: 5872994 (1999-02-01), Akiyama et al.
patent: 5937425 (1999-08-01), Ban
patent: 5941974 (1999-08-01), Babin
patent: 5959930 (1999-09-01), Sakurai
patent: 5995417 (1999-11-01), Chen et al.
patent: 6002638 (1999-12-01), John
patent: 6085290 (2000-07-01), Smith et al.
patent: 6091660 (2000-07-01), Sasaki et al.
patent: 6107658 (2000-08-01), Itoh et al.
patent: 6144576 (2000-11-01), Leddige et al.
patent: 6148364 (2000-11-01), Srinivasan et al.
patent: 6178135 (2001-01-01), Kang
patent: 6230233 (2001-05-01), Lofgren et al.
patent: 6304921 (2001-10-01), Rooke
patent: 6317350 (2001-11-01), Pereira et al.
patent: 6317352 (2001-11-01), Halbert et al.
patent: 6438064 (2002-08-01), Ooishi
patent: 6442098 (2002-08-01), Kengeri
patent: 6453365 (2002-09-01), Habot
patent: 6456528 (2002-09-01), Chen
patent: 6535948 (2003-03-01), Wheeler et al.
patent: 6584303 (2003-06-01), Kingswood et al.
patent: 6594183 (2003-07-01), Lofgren et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6611466 (2003-08-01), Lee et al.
patent: 6658582 (2003-12-01), Han
patent: 6680904 (2004-01-01), Kaplan et al.
patent: 6697936 (2004-02-01), Johnson
patent: 6715044 (2004-03-01), Lofgren et al.
patent: 6717847 (2004-04-01), Chen
patent: 6732221 (2004-05-01), Ban
patent: 6754807 (2004-06-01), Parthasarathy et al.
patent: 6763426 (2004-07-01), James et al.
patent: 6788609 (2004-09-01), Yamagami et al.
patent: 6807103 (2004-10-01), Cavaleri et al.
patent: 6807106 (2004-10-01), Gonzales et al.
patent: 6816933 (2004-11-01), Andreas
patent: 6850443 (2005-02-01), Lofgren et al.
patent: 6853557 (2005-02-01), Haba et al.
patent: 6853573 (2005-02-01), Kim et al.
patent: 6928501 (2005-08-01), Andreas et al.
patent: 6944697 (2005-09-01), Andreas
patent: 6950325 (2005-09-01), Chen
patent: 6967874 (2005-11-01), Hosono
patent: 6996644 (2006-02-01), Schoch et al.
patent: 7073022 (2006-07-01), El-Batal et al.
patent: 7111140 (2006-09-01), Estakhri et al.
patent: 7123541 (2006-10-01), Bell et al.
patent: 7165153 (2007-01-01), Vogt
patent: 7190617 (2007-03-01), Harari et al.
patent: 7774537 (2010-08-01), Pyeon
patent: 7853749 (2010-12-01), Kolokowsky
patent: 2002/0124129 (2002-09-01), Zilberman
patent: 2002/0161941 (2002-10-01), Chue et al.
patent: 2004/0001380 (2004-01-01), Becca et al.
patent: 2004/0019736 (2004-01-01), Kim et al.
patent: 2004/0024960 (2004-02-01), King et al.
patent: 2004/0039854 (2004-02-01), Estakhri et al.
patent: 2004/0199721 (2004-10-01), Becca et al.
patent: 2004/0230738 (2004-11-01), Lim et al.
patent: 2004/0230743 (2004-11-01), Ware et al.
patent: 2005/0120163 (2005-06-01), Chou et al.
patent: 2005/0160218 (2005-07-01), See et al.
patent: 2005/0213421 (2005-09-01), Polizzi et al.
patent: 2005/0286298 (2005-12-01), Hyvonen et al.
patent: 2006/0050594 (2006-03-01), Park
patent: 2006/0198202 (2006-09-01), Erez
patent: 2006/0224789 (2006-10-01), Cho et al.
patent: 2006/0271605 (2006-11-01), Petruzzo
patent: 2007/0050536 (2007-03-01), Kolokowsky
patent: 2007/0177436 (2007-08-01), Davis et al.
patent: 2008/0155207 (2008-06-01), Eilert et al.
patent: 2008/0205168 (2008-08-01), Pyeon et al.
patent: 0952525 (1999-10-01), None
patent: 01169411 (2001-09-01), None
patent: PCT/CA2007/001428 (2007-12-01), None
patent: PCT/CA2008/000250 (2008-06-01), None
patent: PCT/CA2008/000219 (2008-08-01), None
Shirota, R., et al., “A 2.3um2 Memory Cell Structure for 16Mb NAND EEPROMs”, International Electron Devices Meeting 1990, Technical Digest, (1990), pp. 103-106.
Hara, T. et al., “A 146-mm{circumflex over ())}{circumflex over (})}2 8-Gb Multi-Level NAND Flash Memory With 70-nm CMOS Technology”, IEEE Journal of Solid State Circuits, Jan. 2006, vol. 41, No. 1, pp. 161-169.
Lee, S. et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”,ISSCC 2004/Session 2 Non-Volatile Memory/2.7, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004, Digest of Technical Papers, pp. 52-513, vol. 1, XP010722148, ISBN: 0-7803-8267-6.
Takeuchi, K. et al, “A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput”, Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers, Feb. 6-9, 2006 ISBN: 1-4244-0079-1.
Samsung Electronics Co. Ltd, “256M × 8 Bit / 128 M × 16 Bit / 512M × 8 Bit NAND Flash Memory”, K9K4GO8U1M, May 6, 2005, pp. 1-41.
Samsung Electronics Co. Ltd, “1G × 8 Bit / 1G × 8 Bit NAND Flash Memory”, K9F8GO8UXM, May 31, 2007, pp. 1-54.
Samsung Electronics Co. Ltd, “512M x 8 Bit / 1G x 8 Bit NAND Flash Memory”, K9XXGO8UXA, May 7, 2006, pp. 1-43.
Samsung Electronics Co. Ltd, “1G × 8 Bit / 2G × 8 Bit / 4G × 8 Bit NAND Flash Memory”, K9XXGO8UXA, Jul. 18, 2006, pp. 1-50.
Choi, Young, “16-Gbit MLC NAND Flash Weighs in”, EETimes.com, Jul. 7, 2007, pp. 1-3, http://www.eetimes.com/showArticle.jhtml?articlelD=201200825.
Gal, et al., “Algorithms and data structures for flash memories”, ACM Computing Surveys (CSUR), vol. 37, No. 2, p. 138-163, Jun. 2005, Tel Aviv University.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Samsung Electronics Co. Ltd, “2G × 8 Bit NAND Flash Memory”, K9GAG08U0M, Apr. 12, 2006, pp. 1-48.
Toshiba, “16 GBIT (2G × 8 Bit) CMOS NAND E2PROM (Multi-Level-Cell)”, TC58NVG4D1DTG00, Nov. 9, 2006.
Toshiba, “2GBIT (256M × 8 Bits) CMOS NAND E2PROM”, TH58NVG1S3AFT05, May 19, 2003.
IEEE Standard for High-Bandwidth Memory Interface Based on Scalable Coherent Interface (SCI) Signaling Technology (RAMLINK), IEEE Std. 1596.4-1996, The Institute of Electrical Electronics Engineers, Inc., pp. I-91, (Mar. 1996).
64 Megabit CMOS 3.0 Volt Flash Memory with 50MHz SPI. Spansion, pp. 1-22.
M-Systems Flash Disk Pioneers Ltd., “DiskOnChip H1 4Gb (512MByte) and 8Gb (1GByte) High Capacity Flash Disk with NAND and ×2 Technology”, Data Sheet, Rev. 0.5 (Preliminary), pp. 1-66,2005.
Tal, A., “Guidelines for I

Affiliated with

Also associated with

Rating

Apparatus and method for using a page buffer of a memory... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Apparatus and method for using a page buffer of a memory..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for using a page buffer of a memory... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4284007