Electrical computers and digital processing systems: memory – Storage accessing and control – Hierarchical memories
Patent
1997-09-30
1999-07-27
Hafiz, Tariq R.
Electrical computers and digital processing systems: memory
Storage accessing and control
Hierarchical memories
395500, 395706, 711151, 382166, G06F 9445
Patent
active
059305150
ABSTRACT:
A method for upgrading a computer operating system of a computer system, for example, a communications receiver includes a main processor, a slave processor, a first memory, and a second memory, wherein an existing operating system resides in the first memory. The first memory is attached to the main processor and the second memory is attached to the slave processor. The method comprises the steps of receiving a new operating system in the second memory; erasing the existing operating system from the first memory; and loading the new operating system into the first memory. In a communications receiver such as a satellite business receiver for receiving and decoding video, audio and data bitstreams, the first memory may be FLASH memory and the second memory may be cache memory of a video processor, and, more particularly, a video random access memory.
REFERENCES:
patent: 4567560 (1986-01-01), Polis et al.
patent: 5034915 (1991-07-01), Styrna etal.
patent: 5109330 (1992-04-01), Pfeiffer At Al.
patent: 5155847 (1992-10-01), Kirauac et al.
patent: 5210854 (1993-05-01), Beaverton et al.
patent: 5212742 (1993-05-01), Normille et al.
patent: 5267334 (1993-11-01), Normille et al.
patent: 5359730 (1994-10-01), Marron
patent: 5461679 (1995-10-01), Normille et al.
patent: 5469573 (1995-11-01), McGill, III et al.
patent: 5481714 (1996-01-01), Pipkin et al.
patent: 5537598 (1996-07-01), Kukula et al.
Karatza, Helen, "Multitasking and resequencing in a two stage multiprocessing system", Proc. 1996 winter simulation conf. ACM, pp. 1247-1251, 1996.
Compton & Ravishankar, "Expected deadlock time in a multiprocessing system", J. of the ACM, vol. 42, No. 3, pp. 562-583, May 1995.
Hiraki et al., "Stage Skip pipeline: a low power processor architecture using a decoded instruction buffer", ISPLED-ACM, pp. 353-358, Aug. 1996.
Ducharme Paul
Stoll Karl W.
Barnhardt III Hubert J.
Gardner Kelly A.
Hafiz Tariq R.
Khatri Anil
Massaroni Kenneth M.
LandOfFree
Apparatus and method for upgrading a computer system operating s does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for upgrading a computer system operating s, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for upgrading a computer system operating s will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-890294