Static information storage and retrieval – Read/write circuit – Testing
Patent
1995-09-19
1997-08-12
Nguyen, Viet Q.
Static information storage and retrieval
Read/write circuit
Testing
365226, G11C 1300, G11C 514
Patent
active
056572840
ABSTRACT:
A semiconductor memory device includes a die having a semiconductor memory circuit formed thereon and a plurality of pads at the periphery of the die that are electrically coupled to the circuit. Electrically conductive leads have a pin end for external coupling, and a free end electrically connected by bond wires to certain pads on the die. An encapsulating material such as epoxy encapsulates the die, bond wires and free ends of the leads to form a packaged chip. A superfluous lead such as a redundant voltage supply lead or non-connected lead is coupled, by means of a bond wire, to a pad that, in turn, is coupled to a voltage boosting circuit on the die. The voltage boosting circuit is coupled to row lines in the semiconductor memory circuit to provide boosted voltage thereto. External power can thereby be provided to the row lines, through the voltage boosting circuits, to simultaneously enable at least half of the row lines during stress testing of the chip. The arrangement allows for efficient testing for cell-to-cell defects while the die is in packaged chip form.
REFERENCES:
patent: 4573146 (1986-02-01), Graham et al.
patent: 4769784 (1988-09-01), Doluca et al.
patent: 5110754 (1992-05-01), Lowrey et al.
patent: 5212442 (1993-05-01), O'Toole et al.
patent: 5241496 (1993-08-01), Lowrey et al.
patent: 5257229 (1993-10-01), McClure et al.
patent: 5291454 (1994-03-01), Yamasaki et al.
patent: 5291455 (1994-03-01), Feng et al.
patent: 5297099 (1994-03-01), Bokin et al.
patent: 5307318 (1994-04-01), Nemoto
patent: 5355340 (1994-10-01), Coker et al.
patent: 5381373 (1995-01-01), Ohsawa
patent: 5467356 (1995-11-01), Choi
patent: 5473198 (1995-12-01), Hagiya et al.
Micro)n Technology, Inc.
Nguyen Viet Q.
LandOfFree
Apparatus and method for testing for defects between memory cell does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for testing for defects between memory cell, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing for defects between memory cell will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-165959