Error detection/correction and fault detection/recovery – Pulse or data error handling – Error count or rate
Reexamination Certificate
2005-12-27
2005-12-27
Decady, Albert (Department: 2133)
Error detection/correction and fault detection/recovery
Pulse or data error handling
Error count or rate
Reexamination Certificate
active
06981183
ABSTRACT:
A BER testing apparatus of a DSRC ITS includes a personal computer for commanding a BER test, receiving a BER value according to the BER test command, and displaying the BER value. The testin apparatus also includes a roadside equipment for transmitting a BER test message in accordance to the BER test command. Additionally, the testing apparatus includes an on-board equipment for comparing the BER test message received from the roadside equipment with a previously stored BER test message to compute a BER value. Thereafter, the on-board equipment transmits the computed BER value to the roadside equipment. Since the on-board equipment and the roadside equipment are used without any additional testing unit and the radio transmission quality can be measured by a simple switch manipulation, the BER testing can be performed simply.
REFERENCES:
patent: 3934224 (1976-01-01), Dulaney et al.
patent: 6073257 (2000-06-01), Labonte et al.
patent: 6292912 (2001-09-01), Cloke et al.
De'cady Albert
Fleshner & Kim LLP
Kerveros James C
LG Electronics Inc.
LandOfFree
Apparatus and method for testing bit error rate of DSRC ITS... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for testing bit error rate of DSRC ITS..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for testing bit error rate of DSRC ITS... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3475164