Electrical computers and digital processing systems: processing – Processing control – Branching
Reexamination Certificate
2005-05-17
2005-05-17
Portka, Gary (Department: 2188)
Electrical computers and digital processing systems: processing
Processing control
Branching
C711S133000, C711S144000, C711S204000
Reexamination Certificate
active
06895498
ABSTRACT:
An apparatus and method in a pipelined microprocessor for replacing one of two target addresses in a branch target address cache (BTAC) line. If only one of the two entries is invalid, the invalid entry is replaced. If both entries are valid, the least recently used entry is replaced. If both entries are invalid, the entry is replaced corresponding to the side of the BTAC, indicated by a global status register, not last written to with an invalid entry. In one embodiment, the global status is updated only if a side is written when both entries are invalid. In another embodiment, the BTAC stores N entries per line, where N is greater than 1. The status register maintains information for determining which of the N sides is least recently written. The least recently written side is chosen for replacement.
REFERENCES:
patent: 5142634 (1992-08-01), Fite et al.
patent: 5163140 (1992-11-01), Stiles et al.
patent: 5353421 (1994-10-01), Emma et al.
patent: 5355459 (1994-10-01), Matsuo et al.
patent: 5404467 (1995-04-01), Saba et al.
patent: 5530825 (1996-06-01), Black et al.
patent: 5850543 (1998-12-01), Shiell et al.
patent: 5867701 (1999-02-01), Brown et al.
patent: 5948100 (1999-09-01), Hsu et al.
patent: 5964868 (1999-10-01), Gochman et al.
patent: 5974543 (1999-10-01), Hilgendorf et al.
patent: 5978909 (1999-11-01), Lempel
patent: 6044459 (2000-03-01), Bae et al.
patent: 6108773 (2000-08-01), Col et al.
patent: 6151671 (2000-11-01), D'Sa et al.
patent: 6314514 (2001-11-01), McDonald
patent: 6601161 (2003-07-01), Rappoport et al.
patent: 6647467 (2003-11-01), Dowling
Sakamoto et al;Microarchitecture Support for Reducing Branch Penalty in a Superscaler Processor;pp. 208-216; IEEE 1996; Mitsubishi Electric Corp., System LSI Laboratory, 4-1 Mizuhara, Itami, Hyogo 664, Japan.
Yeh et al;Alternative Implementation of Two-Level Adaptive Branch Prediction;19thAnnual International Symposium on Computer Architecture, pp. 124-134, May 19-21, 1992, Gold Coast, Australia.
Chang et al;Alternative Implementations of Hybrid Branch Predictors;Proceedings of MICRO-28, 1995, IEEE.
MC Farling, Scott;WRL Technical Note TN-36,Combining Branch Predictors, Jun. 1993, Western Research Laboratory, 250 University Ave., Palo Alto, CA 94301.
IEEE 100;The Authoritative Dictionary of IEEE Standards Terms;Seventh Edition, IEEE, Standards Information Network, IEEE Press.
Bray et al;Strategies for Branch Target Buffers;Technical Report No. CSL-TR-91-480, Jun. 1991.
Microprocessor Report, vol. 9, No. 2, Feb. 16, 1995, p. 5.
Microprocessor Report, Aug. 23, 1999, p. 7.
McDonald Thomas C.
Parks Terry
Davis E. Alan
Huffman James W.
IP-First LLC
Portka Gary
LandOfFree
Apparatus and method for target address replacement in... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Apparatus and method for target address replacement in..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Apparatus and method for target address replacement in... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3441826